A 34 MB/s MLC Write Throughput 16 Gb NAND With All Bit Line Architecture on 56 nm Technology

A 16 Gb 4-state MLC NAND flash memory augments the sustained program throughput to 34 MB/s by fully exercising all the available cells along a selected word line and by using additional performance enhancement modes. The same chip operating as an 8 Gb SLC device guarantees over 60 MB/s programming throughput. The newly introduced all bit line (ABL) architecture has multiple advantages when higher performance is targeted and it was made possible by adopting the ldquocurrent sensingrdquo (as opposed to the mainstream ldquovoltage sensingrdquo) technique. The general chip architecture is presented in contrast to a state of the art conventional circuit and a double size data buffer is found to be necessary for the maximum parallelism attained. Further conceptual changes designed to counterbalance the area increase are presented, hierarchical column architecture being of foremost importance. Optimization of other circuits, such as the charge pump, is another example. Fast data access rate is essential, and ways of boosting it are described, including a new redundancy scheme. ABL contribution to energy saving is also acknowledged.

[1]  Kazuo Sato,et al.  A 34 Mb 3.3 V serial flash EEPROM for solid-state disk applications , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  Yan Li,et al.  A 56-nm CMOS 99-${\hbox {mm}}^{2} $ 8-Gb Multi-Level NAND Flash Memory With 10-MB/s Program Throughput , 2007, IEEE Journal of Solid-State Circuits.

[3]  John F. Dickson,et al.  On-Chip High-Voltage Generation in Integrated Circuits Using an Improved Multiplier Technique , 1976 .

[4]  Byung-Soon Choi,et al.  A 1.8 V 2 Gb NAND flash memory for mass storage applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  T.D. Pham,et al.  A 146 mm/sup 2/ 8 Gb NAND flash memory with 70 nm CMOS technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  Ki-Tae Park.  A Zeroing Cell-to-Cell Interference Page Architecture with Temporary LSB Storing Program Scheme for Sub-40nm MLC NAND Flash Memories and beyond , 2007, 2007 IEEE Symposium on VLSI Circuits.

[7]  R.-A. Cernea,et al.  A 1 Mb flash EEPROM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[8]  Hiroaki Nasu,et al.  A 146-mm2 8-Gb multi-level NAND flash memory with 70-nm CMOS technology , 2006 .

[9]  Dae-Seok Byeon,et al.  A 3.3 V 4 Gb four-level NAND flash memory with 90 nm CMOS technology , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[10]  Pei-Feng Wang,et al.  A packet-memory-integrated 44 Gb/s switching processor with a 10 Gb port and 12 Gb ports , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).