Superconducting Digital Circuit Design With an Open Source and Freeware Tool Chain

Superconducting digital circuits have been around for decades, but recent projects that exploit such circuits for low-power, high-performance computing are rapidly maturing superconducting circuit technologies. As a result of increasing circuit complexity, there is renewed focus on superconducting digital circuit design tools. Until now, most computer-aided design (CAD) tool development for superconducting electronics (SCE) circuit design has been based on calibrating semiconductor tools, rather than creating new technology-specific tools for the SCE circuit design. The recent development shows bias toward large and expensive CAD tools. These tools, or modules developed for commercial semiconductor CAD tools, require users to have access to an expensive commercial semiconductor CAD software, which places it out of the reach of new entrants or small research groups in SCE. In this paper, the open-source tools that can be used as alternatives to form an SCE design tool chain are described. All the design stages in an SCE integrated circuits design flow, from circuit specification down to layout design, are noted in this paper. Each stage is discussed and the available open-source tools are described. The inherent disadvantages of these open-source tools are also pointed out. A design example is then provided to demonstrate a complete open source and freeware tool chain.

[1]  Kenneth B. Kent,et al.  Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[2]  W.J. Perold,et al.  Monte Carlo optimization of superconducting complementary output switching logic circuits , 1998, IEEE Transactions on Applied Superconductivity.

[3]  Yoshiaki Takai,et al.  A behavioral-level HDL description of SFQ logic circuits for quantitative performance analysis of large-scale SFQ digital systems , 2003 .

[4]  David C. Brock The NSA's frozen dream , 2016, IEEE Spectrum.

[5]  S. Sarwana,et al.  Zero Static Power Dissipation Biasing of RSFQ Circuits , 2011, IEEE Transactions on Applied Superconductivity.

[6]  Anna Y. Herr,et al.  Ultra-low-power superconductor logic , 2011, 1103.4269.

[7]  Mattan Kamon,et al.  FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .

[8]  N. Yoshikawa,et al.  Advanced design approaches for SFQ logic circuits based on the binary decision diagram , 2005, IEEE Transactions on Applied Superconductivity.

[9]  M Dorojevets,et al.  Data-Flow Microarchitecture for Wide Datapath RSFQ Processors: Design Study , 2011, IEEE Transactions on Applied Superconductivity.

[10]  H. Terai,et al.  A single flux quantum standard logic cell library , 2002 .

[11]  S. Polonsky,et al.  PSCAN'96: new software for simulation and optimization of complex RSFQ circuits , 1997, IEEE Transactions on Applied Superconductivity.

[12]  N. Yoshikawa,et al.  A new design approach for RSFQ logic circuits based on the binary decision diagram , 1999, IEEE Transactions on Applied Superconductivity.

[13]  S. R. Whiteley,et al.  Josephson junctions in SPICE3 , 1991 .

[14]  O A Mukhanov,et al.  Energy-Efficient Single Flux Quantum Technology , 2011, IEEE Transactions on Applied Superconductivity.

[15]  Nobuyuki Yoshikawa,et al.  A Cell-Based Design Approach for RSFQ Circuits , 1999 .

[16]  Y. Yamanashi,et al.  Simulation and Experimental Demonstration of Logic Circuits Using an Ultra-Low-Power Adiabatic Quantum-Flux-Parametron , 2013, IEEE Transactions on Applied Superconductivity.

[17]  E. Charbon,et al.  INDEX: an inductance extractor for superconducting circuits , 1993, IEEE Transactions on Applied Superconductivity.

[18]  T. Harnisch,et al.  Design centering methods for yield optimization of cryoelectronic circuits , 1997, IEEE Transactions on Applied Superconductivity.

[19]  Rodwell S Bakolo,et al.  Development of a RSFQ cell library for the University of Stellenbosch , 2011, IEEE Africon '11.

[20]  I. Kataeva,et al.  Time-delay optimization of RSFQ cells , 2005, IEEE Transactions on Applied Superconductivity.

[21]  Stanislav Polonsky,et al.  PSCAN: personal superconductor circuit analyser , 1991 .

[22]  Yoshihito Hashimoto,et al.  Automatic Single-Flux-Quantum (SFQ) Logic Synthesis Method for Top-Down Circuit Design , 2006 .

[23]  Kazuyoshi Takagi,et al.  A transduction-based framework to synthesize RSFQ circuits , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[24]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.

[25]  M. Yu. Kupriyanov,et al.  3D-MLSI: software package for inductance calculation in multilayer superconducting integrated circuits , 2001 .

[26]  Coenrad J. Fourie,et al.  Layout-to-schematic as a step towards layout-versus-schematic verification of SFQ integrated circuit layouts , 2013, 2013 Africon.

[27]  A. Krasniewski,et al.  Tools for the computer-aided design of multigigahertz superconducting digital circuits , 1999, IEEE Transactions on Applied Superconductivity.

[28]  C. Ayala Energy-Efficient Wide Datapath Integer Arithmetic Logic Units Using Superconductor Logic , 2012 .

[29]  M. H. Volkmann,et al.  Status of Superconductor Electronic Circuit Design Software , 2013, IEEE Transactions on Applied Superconductivity.

[30]  E. S. Fang,et al.  A Josephson integrated circuit simulator (JSIM) for superconductive electronics application , 1989 .

[31]  M.J. Feldman,et al.  Multiparameter optimization of RSFQ circuits using the method of inscribed hyperspheres , 1995, IEEE Transactions on Applied Superconductivity.

[32]  Nobuyuki Yoshikawa,et al.  Top-down RSFQ logic design based on a binary decision diagram , 2001 .