Subthreshold Analog/RF performance estimation of doping-less DGFET for ULP applications

In this paper, we report the potential of the doping-less (DL) double gate field effect transistor (DL-DGFET), for ultra low power (ULP) subthreshold logic applications. We demonstrated that the proposed DL-DGFET do not require any doping from source to drain region and it can perform significantly better than highly doped junctionless (JL) and abrupt S/D inversion-mode (IM) DGFETs. The DL-DGFET achieves 1.8X and 2.75X cutoff frequency (fT), 1.7X and 3X maximum frequency of oscillation (fMAX) along with 10.5 and 18.6 dB improvement in intrinsic voltage gain (AVO) in comparison to conventional JL and non-underlap FETs, respectively. Simulation results revealed that the DL-DGFET alleviates the inherent trade-off between gain and bandwidth of nanodevices by 6X improvement in gain frequency product (GFP) over highly doped JL-DGFET due to significant reduction in parasitic capacitances.

[1]  M. J. Deen,et al.  Electrical characteristics of 20-nm junctionless Si nanowire transistors , 2012 .

[2]  A. Gnudi,et al.  Analysis of Threshold Voltage Variability Due to Random Dopant Fluctuations in Junctionless FETs , 2012, IEEE Electron Device Letters.

[3]  A. Martinez,et al.  Study of Discrete Doping-Induced Variability in Junctionless Nanowire MOSFETs Using Dissipative Quantum Transport Simulations , 2012, IEEE Electron Device Letters.

[4]  Jawar Singh,et al.  Charge-Plasma Based Process Variation Immune Junctionless Transistor , 2014, IEEE Electron Device Letters.

[5]  C. K. Sarkar,et al.  Subthreshold Analog/RF Performance Enhancement of Underlap DG FETs With High- K Spacer for Low Power Applications , 2013, IEEE Transactions on Electron Devices.

[6]  C.K. Sarkar,et al.  Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs , 2010, IEEE Transactions on Electron Devices.

[7]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[8]  F. Danneville,et al.  What are the limiting parameters of deep-submicron MOSFETs for high frequency applications? , 2003, IEEE Electron Device Letters.

[9]  M. Vinet,et al.  Bonded planar double-metal-gate NMOS transistors down to 10 nm , 2005, IEEE Electron Device Letters.

[10]  G. A. Armstrong,et al.  Source/Drain Extension Region Engineering in FinFETs for Low-Voltage Analog Applications , 2007, IEEE Electron Device Letters.

[11]  G. A. Armstrong,et al.  High-Performance Junctionless MOSFETs for Ultralow-Power Analog/RF Applications , 2012, IEEE Electron Device Letters.

[12]  Jawar Singh,et al.  Device and circuit performance analysis of double gate junctionless transistors at L g = 18 nm , 2014 .

[13]  Sung-Jin Choi,et al.  Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors , 2011, IEEE Electron Device Letters.