An SRAM design using dual threshold voltage transistors and low-power quenchers

Static random access memories (SRAM) are widely used in computer systems and many portable devices. In this paper, we propose an SRAM cell with dual threshold voltage transistors. Low threshold voltage transistors are mainly used in driving bit-lines while high threshold voltage transistors are used in latching data voltages. The advantages of dual threshold voltage transistors can be used to reduce the access time and maintain data retention at the same time. Also, the unwanted oscillation of the output bitlines of memories caused by large currents in bitlines is reduced by adding two back-to-back quenchers. The proposed quenchers not only prevent oscillation, but also reduce the idle power consumption when the memory cells are not activated by wordline signals. Meanwhile, a large noise margin is provided such that the gain of the sense amplifier will not be reduced to avoid the oscillation. Hence, high-speed and low-power readout operations of the SRAMs are feasible.

[1]  K. Yamaguchi,et al.  A 0.9-ns-access, 700-MHz SRAM macro using a configurable organization technique with an automatic timing adjuster , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[2]  Mohamed I. Elmasry,et al.  Low-Voltage Device Modeling , 1995 .

[3]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[4]  Mohamed I. Elmasry,et al.  Low-Power Digital VLSI Design: Circuits and Systems , 1995 .

[5]  K. Itoh,et al.  A deep sub-V, single power-supply SRAM cell with multi-V/sub T/, boosted storage node and dynamic load , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[6]  Youji Idei,et al.  Noise reduction techniques for an ECL-CMOS RAM with a 2 ns write cycle time , 1992, Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting.

[7]  Betty Prince,et al.  SEMICONDUCTOR MEMORIES , 2006 .

[8]  Kimura,et al.  Suppression Of Bit-line-induced Disturbance In SOI DRAM/SRAM Cells By Bipolar Embedded Source Structure (BESS) , 1997, 1997 Symposium on VLSI Technology.

[9]  H. Toyoshima,et al.  A 16-Mb 400-MHz loadless CMOS four-transistor SRAM macro , 2000, IEEE Journal of Solid-State Circuits.

[10]  Hideto Hidaka,et al.  A well-synchronized sensing/equalizing method for sub-1.0-V operating advanced DRAMs , 1994 .

[11]  N. Kasai,et al.  A 512 Kbit low-voltage NV-SRAM with the size of a conventional SRAM , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[12]  Seung-Moon Yoo,et al.  A 256m Dram With Simplified Register Control For Low Power Self Refresh And Rapid Burn-in , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.