Scalable FPGA Architecture for DCT Computation Using Dynamic Partial Reconfiguration
暂无分享,去创建一个
[1] Wen-Hsiung Chen,et al. A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..
[2] Jeff Mason,et al. Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs , 2006, 2006 International Conference on Field Programmable Logic and Applications.
[3] A. Chandrakasan,et al. A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization , 1999, IEEE Journal of Solid-State Circuits.
[4] Noel E. O'Connor,et al. Energy-Efficient Hardware Architecture for Variable N-point 1D DCT , 2004, PATMOS.
[5] K. R. Rao,et al. Techniques and Standards for Image, Video, and Audio Coding , 1996 .
[6] Ian Burnett,et al. An Introduction to MPEG-21 , 2006 .
[7] Iain E. Garden Richardson,et al. Adaptive algorithms for variable-complexity video coding , 2001, Proceedings 2001 International Conference on Image Processing (Cat. No.01CH37205).
[8] Kook-Yeol Yoo,et al. Complexity-Scalable DCT-Based Video Coding Algorithm for Computation-Limited Terminals , 2005, IEICE Trans. Commun..
[9] S.A. White,et al. Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.