Coarse-grain reconfigurable architectures - taxonomy -

Digital signal processing for wireless communications is computationally intensive, and hardware support is needed. Coarse-grain reconfigurable arrays provide hardware-like performance with software-like flexibility. There are two major classes of coarse-grain reconfigurable arrays: Multiply-and-ACcumulate and Shift-and-Add. This paper gives an overview of the major devices in these classes under the form of a taxonomy.

[1]  N. Bansal,et al.  Analysis of the Performance of Coarse-Grain Reconfigurable Architectures with Different Processing Element Configurations , 2003 .

[2]  Carl Ebeling,et al.  Architecture design of reconfigurable pipelined datapaths , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[3]  Scott Hauck,et al.  The roles of FPGAs in reprogrammable systems , 1998, Proc. IEEE.

[4]  Jean-Michel Muller,et al.  Elementary Functions: Algorithms and Implementation , 1997 .

[5]  Carl Ebeling,et al.  RaPiD - Reconfigurable Pipelined Datapath , 1996, FPL.

[6]  A. Tsai,et al.  PipeRench: A virtualized programmable datapath in 0.18 micron technology , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[7]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[8]  J. Muller.  Elementary Functions, Algorithms and Implementation, 2nd Edition , 2006 .

[9]  R. PaulGigliotti.  Implementing Barrel Shifters Using Multipliers , .

[10]  Joseph R. Cavallaro,et al.  CORDIC arithmetic for an SVD processor , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).

[11]  John N. Mitchell,et al.  Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..

[12]  Duncan A. Buell,et al.  Custom computing machines: An introduction , 1995, The Journal of Supercomputing.

[13]  Milos D. Ercegovac,et al.  Digital Arithmetic , 2003, Wiley Encyclopedia of Computer Science and Engineering.

[14]  Scott Hauck,et al.  The Roles of FPGA's in Reprogrammable Systems , 1998 .

[15]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[16]  Seth Copen Goldstein,et al.  PipeRench: a co/processor for streaming multimedia acceleration , 1999, ISCA.

[17]  Michael McGuire,et al.  Reconfigurable array for transcendental functions calculation , 2008, 2008 International Conference on Field-Programmable Technology.

[18]  Javier D. Bruguera,et al.  High-Radix Logarithm with Selection by Rounding: Algorithm and Implementation , 2005, J. VLSI Signal Process..

[19]  R. Baines,et al.  Software defined baseband processing for 3G base stations , 2003 .