Based on the research of ARMv4 architecture, a kind of 32bit embedded microprocessor is designed and implemented. Firstly, the ARMv4 instruction set is divided into different types according to its characteristics, which is conducive to the design of a simple structure of the decoding circuit. Secondly, an improved pipeline architecture is proposed to improve the efficiency of the instruction execution, aiming at the problem of clock period pause in current traditional pipeline. Finally, considering the delay of the long multiplication and long addition operation, the design of the independent single cycle multiplier module and the fast adder module is designed to improve the operation speed. The entire design uses Verilog to carry on the structure level description, through the Modalism simulation verifies the validity of the design function, and carries on the hardware realization in the FPGA development board. The experimental results show that the embedded microprocessor can execute ARM instruction correctly, and the performance is improved compared with the traditional microprocessor in the same instruction set.
[1]
K. C. Wang.
ARM Architecture and Programming
,
2017
.
[2]
Zheng Zhi-xi.
The Research and Design for the Embedded System Based on ARM9
,
2009
.
[3]
Zhang Sheng-bing.
Besign of Configurable Multiplier in 32-bit RISC Processor
,
2007
.
[4]
Heon-Chang Yu,et al.
Pipelined CPU Design With FPGA in Teaching Computer Architecture
,
2012,
IEEE Transactions on Education.
[5]
Geun-young Jeong,et al.
ARM7 compatible 32-bit RISC processor design and verification
,
2005,
Proceedings. The 9th Russian-Korean International Symposium on Science and Technology, 2005. KORUS 2005..