Self-heating characterization of FinFET SOI devices using 2D time resolved emission measurements

Self-heating of FinFET devices is a reliability concern, especially for large devices with dense arrays on SOI. In this paper, we leverage the Picosecond time resolution of Time-Resolved Emission (TRE) measurements to quantitatively measure the modulation of the off-state leakage current due to self-heating in individual FinFETs fabricated in SOI technology. This provides the first direct measurement of the self-heating from individual FinFET devices.

[1]  Chenming Hu,et al.  SOI thermal impedance extraction methodology and its significance for circuit simulation , 2001 .

[2]  S. Natarajan,et al.  Self-heat reliability considerations on Intel's 22nm Tri-Gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[3]  V. Kilchytska,et al.  Time and Frequency Domain Characterization of Transistor Self-Heating , 2013, IEEE Transactions on Electron Devices.

[4]  O. Semenov,et al.  Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits , 2006, IEEE Transactions on Device and Materials Reliability.

[5]  Keith A. Jenkins,et al.  Characteristics of SOI FET's under pulsed conditions , 1997 .

[6]  S. Polonsky,et al.  Time-resolved measurements of self-heating in SOI and strained-silicon MOSFETs using photon emission microscopy , 2004, IEEE Electron Device Letters.

[7]  R. Chau,et al.  A 90-nm logic technology featuring strained-silicon , 2004, IEEE Transactions on Electron Devices.

[8]  Norman J. Rohrer,et al.  SOI circuit design concepts , 2000 .

[9]  S. Narasimha,et al.  Experimental analysis and modeling of self heating effect in dielectric isolated planar and fin devices , 2013, 2013 Symposium on VLSI Technology.

[10]  Franco Stellari,et al.  Optical diagnosis of excess IDDQ in low power CMOS circuits , 2002, Microelectron. Reliab..

[11]  Franco Stellari,et al.  Time-integrated photon emission as a function of temperature in 32 nm CMOS , 2015, 2015 IEEE International Reliability Physics Symposium.

[12]  J. Kash,et al.  Dynamic internal testing of CMOS circuits using hot luminescence , 1997, IEEE Electron Device Letters.

[13]  Alan J. Weger,et al.  Photon emission microscopy of inter/intra chip device performance variations , 2005, Microelectron. Reliab..

[14]  A. J. Weger,et al.  A novel scan chain diagnostics technique based on light emission from leakage current , 2004 .

[15]  K. A. Jenkins,et al.  Impact of self-heating on digital SOI and strained-silicon CMOS circuits , 2003, 2003 IEEE International Conference on SOI.

[16]  Alan J. Weger,et al.  Off-state luminescence in metal-oxide-semiconductor field-effect transistors and its use as on-chip voltage probe , 2004 .

[17]  G.D.J. Smit,et al.  Experimental assessment of self-heating in SOI FinFETs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[18]  P. Bai,et al.  A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 /spl mu/m/sup 2/ SRAM cell , 2002, Digest. International Electron Devices Meeting,.

[19]  M.B. Ketchen,et al.  Testing and diagnostics of CMOS circuits using light emission from off-state leakage current , 2004, IEEE Transactions on Electron Devices.