论文信息 - Design of a Digital Baseband Processor for UWB Transceiver on RFID Tag

Design of a Digital Baseband Processor for UWB Transceiver on RFID Tag

In this paper we present a novel digital baseband processor designed for UWB transceiver on RFID tag. It is a low power and low voltage (1.8 V) full digital ASIC which is implemented in 0.18 mum CMOS technology. The processor receives serial signals (consist of data and commands) from the RF receiver, and based on received command carries out various functions such as receive data and write to the memory, compare data, send data, set/reset tag, kill tag and etc. The processor mainly consists of eight sub modules: Receive buffer, transmit buffer, random number generator (RNG), slot counter, memory controller, reset counter, comparator, controller.

[1] Hannu Tenhunen,et al. A Novel Passive Tag with Asymmetric Wireless Link for RFID and WSN Applications , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[2] Klaus Finkenzeller,et al. RFID Handbook: Radio-Frequency Identification Fundamentals and Applications , 2000 .

[3] Mark Zwolinski. Digital system design with VHDL , 2000 .

[4] Pierre Bricaud,et al. Reuse methodology manual for system-on-chip designs , 1998 .

[5] He Yan,et al. Design of low-power baseband-processor for RFID tag , 2006, International Symposium on Applications and the Internet Workshops (SAINTW'06).

[6] Michael John Sebastian Smith,et al. Application-specific integrated circuits , 1997 .

[7] R. Howes,et al. A read/write RFID tag for low cost applications , 1999 .

[8] Walter Hirt,et al. Ultra-wideband radio technology: overview and future research , 2003, Comput. Commun..

[9] P. Villard,et al. A low-voltage mixed-mode CMOS/SOI integrated circuit for 13.56 MHz RFID applications , 2002, 2002 IEEE International SOI Conference.