Memory-Efficient Hardware Architecture of 2-D Dual-Mode Lifting-Based Discrete Wavelet Transform

Memory requirements (for storing intermediate signals) and critical path are essential issues for 2-D (or multidimensional) transforms. This paper presents new algorithms and hardware architectures to address the above issues in 2-D dual-mode (supporting 5/3 lossless and 9/7 lossy coding) lifting-based discrete wavelet transform (LDWT). The proposed 2-D dual-mode LDWT architecture has the merits of low transpose memory (TM), low latency, and regular signal flow, making it suitable for very large-scale integration implementation. The TM requirement of the <formula formulatype="inline"><tex Notation="TeX">$N\times N$</tex></formula> 2-D 5/3 mode LDWT and 2-D 9/7 mode LDWT are <formula formulatype="inline"><tex Notation="TeX">$2N$</tex></formula> and <formula formulatype="inline"><tex Notation="TeX">$4N$</tex></formula>, respectively. Comparison results indicate that the proposed hardware architecture has a lower lifting-based low TM size requirement than the previous architectures. As a result, it can be applied to real-time visual operations such as JPEG2000, motion-JPEG2000, MPEG-4 still texture object decoding, and wavelet-based scalable video coding applications.

[1]  Hidemasa Muta,et al.  Multilevel parallelization on the cell/B.E. for a motion JPEG 2000 encoding server , 2007, ACM Multimedia.

[2]  Lionel Torres,et al.  An embedded core for the 2D wavelet transform , 2001, ETFA 2001. 8th International Conference on Emerging Technologies and Factory Automation. Proceedings (Cat. No.01TH8597).

[3]  Tughrul Arslan,et al.  Shift-accumulator ALU centric JPEG2000 5/3 lifting based discrete wavelet transform architecture , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Pei-Yin Chen.  VLSI Architecture for 2-D 3-Level Lifting-Based Discrete Wavelet Transform , 2004, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[5]  Tughrul Arslan,et al.  An embedded extension algorithm for the lifting based Discrete Wavelet Transform in JPEG2000 , 2002, 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  Mary Jane Irwin,et al.  VLSI architectures for the discrete wavelet transform , 1995 .

[7]  Nanning Zheng,et al.  Low-power and high-speed VLSI architecture for lifting-based forward and inverse wavelet transform , 2005, IEEE Transactions on Consumer Electronics.

[8]  Liang-Gee Chen,et al.  Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform , 2002, Asia-Pacific Conference on Circuits and Systems.

[9]  G. Knowles.  VLSI architecture for the discrete wavelet transform , 1990 .

[10]  Bing-Fei Wu,et al.  A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[11]  Seong-Mo Park,et al.  VLSI Implementation of Lifting Wavelet Transform of JPEG2000 with Efficient RPA(Recursive Pyramid Algorithm) Realization , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[12]  Pei-Yin Chen.  VLSI Implementation for One-Dimensional Multilevel Lifting-Based Wavelet Transform , 2004, IEEE Trans. Computers.

[13]  G..  A Theory for Multiresolution Signal Decomposition : The Wavelet Representation , 2004 .

[14]  M. Omair Ahmad,et al.  A Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  John W. Woods,et al.  Bidirectional MC-EZBC with lifting implementation , 2004, IEEE Transactions on Circuits and Systems for Video Technology.

[16]  S. Ramamurthy,et al.  Low Power Digital VLSI Design Circuits and Systems , 2014 .

[17]  Nanning Zheng,et al.  High-speed and memory-efficient VLSI design of 2D DWT for JPEG2000 , 2006 .

[18]  M. Hasan,et al.  Energy efficient novel architectures for the lifting-based discrete wavelet transform , 2007 .

[19]  I. Daubechies,et al.  Factoring wavelet transforms into lifting steps , 1998 .

[20]  Chaitali Chakrabarti,et al.  A VLSI architecture for lifting-based forward and inverse wavelet transform , 2002, IEEE Trans. Signal Process..

[21]  Chih-Hsien Hsia,et al.  Memory-efficient architecture of 2-D dual-mode discrete wavelet transform using lifting scheme for motion-JPEG2000 , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[22]  Mountassar Maamoun,et al.  VLSI Design of 2-D Discrete Wavelet Transform for Area-Efficient and High-Speed Image Computing , 2008 .

[23]  A Karthikeyan,et al.  An Efficient VLSI Architecture for 3D DWT Using Lifting Scheme , 2012 .

[24]  Stéphane Mallat,et al.  A Theory for Multiresolution Signal Decomposition: The Wavelet Representation , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[25]  Liang-Gee Chen,et al.  Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform , 2005, IEEE Trans. Signal Process..

[26]  Basant K. Mohanty,et al.  Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT , 2011, IEEE Transactions on Signal Processing.

[27]  Antonio Ortega,et al.  Lifting factorization-based discrete wavelet transform architecture design , 2001, IEEE Trans. Circuits Syst. Video Technol..

[28]  Qiao Shi.  VLSI Implementation of Discrete Wavelet Transform , 2001 .

[29]  Sung-Jea Ko,et al.  Real-time DSP implementation of motion-JPEG2000 using overlapped block transferring and parallel-pass methods , 2004, Real Time Imaging.

[30]  Liang-Gee Chen,et al.  Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[31]  Stéphane Mallat,et al.  Multifrequency Channel Decompositions of Images , 1989 .

[32]  Liang-Gee Chen,et al.  An efficient architecture for two-dimensional discrete wavelet transform , 2001, IEEE Trans. Circuits Syst. Video Technol..

[33]  Liang-Gee Chen,et al.  Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method , 2005, IEEE Transactions on Circuits and Systems for Video Technology.