Demonstration of an electronic photonic integrated circuit in a commercial scaled bulk CMOS process

We demonstrate the first photonic chip designed in a commercial bulk CMOS process (65 nm node) using standard process layers combined with scalable post-processing, enabling dense photonic integration with high-performance microprocessor electronics.

[1]  Fuwan Gan,et al.  Strong-Confinement Microring Resonator Photonic Circuits , 2007, LEOS 2007 - IEEE Lasers and Electro-Optics Society Annual Meeting Conference Proceedings.

[2]  M. Popović,et al.  Low-Loss Bloch Waves in Open Structures and Highly Compact, Efficient Si Waveguide-Crossing Arrays , 2007, LEOS 2007 - IEEE Lasers and Electro-Optics Society Annual Meeting Conference Proceedings.

[3]  C. Gunn,et al.  Fully Integrated VLSI CMOS and Photonics "CMOS Photonics" , 2007, 2007 IEEE Symposium on VLSI Technology.

[4]  F. Xia,et al.  Ultracompact optical buffers on a silicon chip , 2007 .

[5]  Rajeev J Ram,et al.  Localized substrate removal technique enabling strong-confinement microphotonics in bulk Si CMOS processes , 2008, 2008 Conference on Lasers and Electro-Optics and 2008 Conference on Quantum Electronics and Laser Science.