Qualification of extrinsics in BEOL - the new challenge

Extrinsic failure behavior of vias and dielectrics in the backend of line (BEOL) has been studied using dedicated test structures on a large scale. Via fails after (unbiased) stress were detected utilizing a test set-up and program that allows the readout of more than 109 individual vias per wafer. The isolation behavior of intra and inter level BEOL dielectrics was studied by performing breakdown tests on various types of complex via/metal line structures covering layout areas above 1cm2 per wafer. Extrinsic failures of vias and dielectrics were linked to process or design marginalities. The study of both, resistance and isolation related defects allows a comprehensive assessment of the electrical defect density (eDD) in the BEOL to enable process and design improvements to ensure a “zero defect” product roadmap.

[1]  J.B. Tan,et al.  TDDB robustness of highly dense 65NM BEOL vertical natural capacitor with competitive area capacitance for RF and mixed-signal applications , 2008, 2008 IEEE International Reliability Physics Symposium.

[2]  T. Ouchi,et al.  Modeling of Cu IMD-TDDB caused by extrinsic defects , 2010, 2010 IEEE International Reliability Physics Symposium.

[4]  A. Marathe,et al.  Non-destructive current-ramp dielectric breakdown (IRDB) for fast BEOL reliability monitoring , 2010, 2010 IEEE International Reliability Physics Symposium.

[5]  J. Gill,et al.  Reliability Characterization of BEOL Vertical Natural Capacitor using Copper and Low-k SiCOH Dielectric for 65nm RF and Mixed-Signal Applications , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.