Autozeroing and correlated double sampling techniques

In linear ICs fabricated in a low-voltage CMOS technology, the reduction of the dynamic range due to dc offset and low-frequency noise becomes increasingly significant. Also, the achievable amplifier gain is often quite low in such a technology, since cascoding may not be a practical circuit option due to the resulting reduction of the output signal swing. In this paper, some old and some new circuit techniques will be described for the compensation of these nonideal effects.

[1]  Gabor C. Temes,et al.  A differential switched-capacitor amplifier , 1987 .

[2]  Eric A. Vittoz,et al.  Dynamic analog techniques , 1994 .

[3]  Gabor C. Temes,et al.  A high-resolution multibit Sigma Delta ADC with digital correction and relaxed amplifier requirements , 1993 .

[4]  Roubik Gregorian.  High-resolution switched-capacitor D/A converter , 1981 .

[5]  Gabor C. Temes,et al.  Area-efficient gain- and offset-compensated very-large-time-constant SC biquads , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[6]  K. Nagaraj,et al.  A parasitic-insensitive area-efficient approach to realizing very large time constants in switched-capacitor circuits , 1989 .

[7]  Gabor C. Temes,et al.  A 16-bit low-voltage CMOS A/D converter , 1987 .

[8]  Gabor C. Temes,et al.  GaAs switched-capacitor circuits for high-speed signal processing , 1987 .

[9]  R. Gregorian,et al.  A two chip PCM voice CODEC with filters , 1979, IEEE Journal of Solid-State Circuits.

[10]  Christian-Charles Enz,et al.  High precision CMOS micropower amplifiers , 1989 .

[11]  Franco Maloberti.  Switched-Capacitor building blocks for analogue signal processing , 1983 .

[12]  José E. Franca,et al.  Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing , 1993 .

[13]  M. Degrauwe,et al.  A Micropower CMOS-Instrumentation Amplifier , 1985, IEEE Journal of Solid-State Circuits.

[14]  J. Haug,et al.  A high-resolution CMOS sigma-delta A/D converter with 320 kHz output rate , 1989, IEEE International Symposium on Circuits and Systems,.

[15]  Gabor C. Temes,et al.  A fast offset-free sample-and-hold circuit , 1988 .

[16]  Gabor C. Temes,et al.  A high-frequency track-and-hold stage with offset and gain compensation , 1995 .

[17]  Kenzo Watanabe,et al.  Spike-free switched-capacitor circuits , 1987 .