Multicore energy reduction utilizing canary FF
暂无分享,去创建一个
[1] Augustus K. Uht. Going beyond worst-case specs with TEAtime , 2004, Computer.
[2] Sanjay Pant,et al. A self-tuning DVS processor using delay-error detection and correction , 2005, IEEE Journal of Solid-State Circuits.
[3] David Blaauw,et al. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation , 2003, MICRO.
[4] Yiran Chen,et al. SAVS: a self-adaptive variable supply-voltage technique for process-tolerant and power-efficient multi-issue superscalar processor design , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[5] Naresh R. Shanbhag,et al. Reliable and efficient system-on-chip design , 2004, Computer.
[6] Toshinori Sato,et al. A Simple Flip-Flop Circuit for Typical-Case Designs for DFM , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).
[7] James Tschanz,et al. Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[8] Vivek De,et al. Sub-90nm technologies: challenges and opportunities for CAD , 2002, ICCAD 2002.
[9] Toshinori Sato. Constructive timing violation for improving energy efficiency , 2001 .
[10] James Tschanz,et al. Impact of Parameter Variations on Circuits and Microarchitecture , 2006, IEEE Micro.
[11] Shih-Lien Lu. Speeding Up Processing with Approximation Circuits , 2004, Computer.
[12] Takashi Ishikawa,et al. Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.