Survey and Evaluation of Low-Power Flip-Flops
暂无分享,去创建一个
[1] Vojin G. Oklobdzija,et al. Conditional techniques for low power consumption flip-flops , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[2] H. Mahmoodi-Meimand,et al. Comparative energy and delay of energy recovery and square wave clock flip-flops for high-performance and low-power applications , 2003, Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442).
[3] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[4] Peiyi Zhao,et al. Low power and high speed explicit-pulsed flip-flops , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..
[5] Tolga Yalçin,et al. Design of a fully-static differential low-power CMOS flip-flop , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[6] Randy H. Katz,et al. Contemporary Logic Design , 2004 .