Recessed-channel structure for fabricating ultrathin SOI MOSFET with low series resistance
暂无分享,去创建一个
F. Assaderaghi | M. Chan | C. Hu | P. Ko | S. Parke | F. Assaderaghi | M. Chan | C. Hu | P.K. Ko | S.A. Parke
[1] A.T. Wu,et al. Deep-submicrometer MOS device fabrication using a photoresist-ashing technique , 1988, IEEE Electron Device Letters.
[2] D. Hisamoto,et al. Ultra-thin SOI CMOS with selective CVD tungsten for low-resistance source and drain , 1992, 1992 International Technical Digest on Electron Devices Meeting.
[3] Sub-quarter-micrometer CMOS on ultrathin (400 AA) SOI , 1992, IEEE Electron Device Letters.
[4] J. Chen,et al. A CV technique for measuring thin SOI film thickness , 1991, IEEE Electron Device Letters.
[5] Yasuhisa Omura,et al. Subfemtojoule deep submicrometer-gate CMOS built in ultra-thin Si film on SIMOX substrates , 1991 .
[7] S. Tyson,et al. Salicided source/drain considerations on UTF SIMOX , 1991, 1991 IEEE International SOI Conference Proceedings.
[8] Jerry G. Fossum,et al. Current-drive enhancement limited by carrier velocity saturation in deep-submicrometer fully depleted SOI MOSFETs , 1993 .
[9] Chenming Hu,et al. A versatile, SOI BiCMOS technology with complementary lateral BJT's , 1992, 1992 International Technical Digest on Electron Devices Meeting.