An Analytical Approach for Memristive Nanoarchitectures

As conventional memory technologies are challenged by their technological physical limits, emerging technologies driven by novel materials are becoming an attractive option for future memory architectures. Among these technologies, Resistive Memories (ReRAM) created new possibilities because of their nanofeatures and unique I-V characteristics. One particular problem that limits the maximum array size is interference from neighboring cells due to sneak-path currents. A possible device level solution to address this issue is to implement a memory array using complementary resistive switches (CRS). Although the storage mechanism for a CRS is fundamentally different from what has been reported for memristors (low and high resistances), a CRS is simply formed by two series bipolar memristors with opposing polarities. In this paper, our intention is to introduce modeling principles that have been previously verified through measurements and extend the simulation principles based on memristors to CRS devices and, hence, provide an analytical approach to the design of a CRS array. The presented approach creates the necessary design methodology platform that will assist designers in implementation of CRS devices in future systems.

[1]  D. Ielmini,et al.  Physical models of size-dependent nanofilament formation and rupture in NiO resistive switching memories , 2011, Nanotechnology.

[2]  Andreas Heuer,et al.  Nonlinear ionic conductivity of thin solid electrolyte samples: Comparison between theory and experiment , 2005 .

[3]  P. Lugli,et al.  Read-Out Design Rules for Molecular Crossbar Architectures , 2009, IEEE Transactions on Nanotechnology.

[4]  J. Yang,et al.  Feedback write scheme for memristive switching devices , 2011 .

[5]  Paul D Franzon,et al.  Scaling constraints in nanoelectronic random-access memories , 2005, Nanotechnology.

[6]  Rainer Waser,et al.  Complementary resistive switches for passive nanocrossbar memories. , 2010, Nature materials.

[7]  R Rosezin,et al.  Crossbar Logic Using Bipolar and Complementary Resistive Switches , 2011, IEEE Electron Device Letters.

[8]  D. Ielmini,et al.  Conductive-filament switching analysis and self-accelerated thermal dissolution model for reset in NiO-based RRAM , 2007, 2007 IEEE International Electron Devices Meeting.

[9]  R. Waser,et al.  A Fundamental Analysis of Nano-Crossbars with Non-Linear Switching Materials and its Impact on TiO2 as a Resistive Layer , 2008, 2008 8th IEEE Conference on Nanotechnology.

[10]  J. Yang,et al.  Switching dynamics in titanium dioxide memristive devices , 2009 .

[11]  Y. Tokura,et al.  Strong electron correlation effects in non-volatile electronic memory devices , 2005, Symposium Non-Volatile Memory Technology 2005..

[12]  L. Chua Memristor-The missing circuit element , 1971 .

[13]  Dmitri B Strukov,et al.  Four-dimensional address topology for circuits with stacked multilayer crossbar arrays , 2009, Proceedings of the National Academy of Sciences.

[14]  Leon O. Chua Resistance switching memories are memristors , 2011 .

[15]  M. Pickett,et al.  Lognormal switching times for titanium dioxide bipolar memristors: origin and resolution , 2011, Nanotechnology.

[16]  R. Williams,et al.  Coupled ionic and electronic transport model of thin-film semiconductor memristive behavior. , 2009, Small.

[17]  T.G. Noll,et al.  Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[18]  Stephan Menzel,et al.  Memory Devices: Energy–Space–Time Tradeoffs , 2010, Proceedings of the IEEE.

[19]  L.O. Chua,et al.  Memristive devices and systems , 1976, Proceedings of the IEEE.

[20]  J. Yang,et al.  Memristive switching mechanism for metal/oxide/metal nanodevices. , 2008, Nature nanotechnology.

[21]  D. Ielmini,et al.  Filament Conduction and Reset Mechanism in NiO-Based Resistive-Switching Memory (RRAM) Devices , 2009, IEEE Transactions on Electron Devices.

[22]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[23]  O. Kavehei,et al.  Fabrication and modeling of Ag/TiO2/ITO memristor , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[24]  Xiaoyu Song,et al.  An Integrated Optimization Approach for Nanohybrid Circuit Cell Mapping , 2011, IEEE Transactions on Nanotechnology.

[25]  D. Jeong,et al.  Nanofilamentary resistive switching in binary oxide system; a review on the present status and outlook , 2011, Nanotechnology.

[26]  Feng Miao,et al.  Observation of two resistance switching modes in TiO2 memristive devices electroformed at low current , 2011, Nanotechnology.

[27]  황철성,et al.  Nanofilamentary resistive switching in binary oxide system , 2011 .

[28]  Qiangfei Xia,et al.  Impact of geometry on the performance of memristive nanodevices , 2011, Nanotechnology.

[29]  M. Kozicki,et al.  Electrochemical metallization memories—fundamentals, applications, prospects , 2011, Nanotechnology.

[30]  John Paul Strachan,et al.  The switching location of a bipolar memristor: chemical, thermal and structural mapping , 2011, Nanotechnology.

[31]  Cong Xu,et al.  Design implications of memristor-based RRAM cross-point structures , 2011, 2011 Design, Automation & Test in Europe.

[32]  Yuriy V. Pershin,et al.  Memory effects in complex materials and nanoscale systems , 2010, 1011.3053.

[33]  K. Gopalakrishnan,et al.  Phase change memory technology , 2010, 1001.1164.

[34]  H. Fröhlich Electronic Processes in Ionic Crystals , 1949, Nature.

[35]  Shimeng Yu,et al.  Read/write schemes analysis for novel complementary resistive switches in passive crossbar memory arrays. , 2010, Nanotechnology.

[36]  Derek Abbott,et al.  Memristor-based synaptic networks and logical operations using in-situ computing , 2011, 2011 Seventh International Conference on Intelligent Sensors, Sensor Networks and Information Processing.

[37]  M. Stutzmann,et al.  Applications of High-Capacity Crossbar Memories in Cryptography , 2011, IEEE Transactions on Nanotechnology.

[38]  R. Williams,et al.  Exponential ionic drift: fast switching and low volatility of thin-film memristors , 2009 .

[39]  S. Ramanathan,et al.  Oxide Electronics Utilizing Ultrafast Metal-Insulator Transitions , 2011 .

[40]  Kyungmin Kim,et al.  Memristor Applications for Programmable Analog ICs , 2011, IEEE Transactions on Nanotechnology.

[41]  Yiran Chen,et al.  Geometry variations analysis of TiO2 thin-film and spintronic memristors , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[42]  H. Hwang,et al.  TiO2-based metal-insulator-metal selection device for bipolar resistive random access memory cross-point application , 2011 .

[43]  D. Batas,et al.  A Memristor SPICE Implementation and a New Approach for Magnetic Flux-Controlled Memristor Modeling , 2011, IEEE Transactions on Nanotechnology.

[44]  R Rosezin,et al.  Capacity based nondestructive readout for complementary resistive switches. , 2011, Nanotechnology.

[45]  Chia-Chi Chang,et al.  Memristive Behavior Observed in a Defected Single-Walled Carbon Nanotube , 2011, IEEE Transactions on Nanotechnology.

[46]  Hisashi Shima,et al.  Resistive Random Access Memory (ReRAM) Based on Metal Oxides , 2010, Proceedings of the IEEE.

[47]  Jiale Liang,et al.  Cross-Point Memory Array Without Cell Selectors—Device Characteristics and Data Storage Pattern Dependencies , 2010, IEEE Transactions on Electron Devices.