Identifying DC bias conditions for maximum DC current in digitally-assisted analog design
暂无分享,去创建一个
[1] Lei Yang,et al. FROSTY: A Fast Hierarchy Extractor for Industrial CMOS Circuits , 2003, ICCAD 2003.
[2] Vijay Gangaram,et al. Functional Test Selection for High Volume Manufacturing , 2006, Seventh International Workshop on Microprocessor Test and Verification (MTV'06).
[3] Debesh Bhatta,et al. Framework for analog test coverage , 2013, International Symposium on Quality Electronic Design (ISQED).
[4] K. Cheng,et al. Vector Generation For Maximum Instantaneous Current Through Supply Lines For CMOS Circuits , 1997, Proceedings of the 34th Design Automation Conference.
[5] Ha Chan. A formulation to optimize stress testing , 1994, 1994 Proceedings. 44th Electronic Components and Technology Conference.
[6] Nikolaj Bjørner,et al. νZ - An Optimizing SMT Solver , 2015, TACAS.
[7] Stephen P. Boyd,et al. Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.
[8] Randal E. Bryant,et al. A Switch-Level Model and Simulator for MOS Digital Systems , 1984, IEEE Transactions on Computers.