A low power low noise amplifier for portable GPS receivers

An integrated 1.5GHz low power Low Noise Amplifier (LNA) for portable global positioning system (GPS) receivers is proposed based on SMIC 180nm 1P6M RF CMOS process. The MOS transistors in the proposed LNA are biased in moderately inverted region to achieve low power. The post-layout simulation results show that, at worst case, a voltage gain of 19dB is achieved with noise figure (NF) of 4.2dB, an input third order intermodulation point (IIP3) of −14dBm and an input return loss of −8dB. The power consumption of the circuit is only 1mW at supply voltage of 0.7V. The ratio of gain to dc power consumption is 19dB/mW.

[1]  Shey-Shi Lu,et al.  A 2.17 dB NF, 5 GHz band monolithic CMOS LNA with 10 mW DC power consumption , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[2]  P. De Vita,et al.  A sub-1-dB NF±2.3-kV ESD-protected 900-MHz CMOS LNA , 2001, IEEE J. Solid State Circuits.

[3]  T. Yoshimasu,et al.  Internally matched, ultralow DC power consumption CMOS amplifier for L-band personal communications , 2004, IEEE Microwave and Wireless Components Letters.

[4]  Trung-Kien Nguyen,et al.  A power constrained simultaneous noise and input matched low noise amplifier design technique , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  C.A.T. Salama,et al.  A 5.8 GHz CMOS LNA for WLAN applications , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[6]  Liang-Hung Lu,et al.  Design of Ultra-Low-Voltage RF Frontends With Complementary Current-Reused Architectures , 2007, IEEE Transactions on Microwave Theory and Techniques.

[7]  Payam Heydari,et al.  A Novel Power Optimization Technique for Ultra-Low Power RFICs , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[8]  Liang-Hung Lu,et al.  A CMOS 5-GHz micro-power LNA , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[9]  Trung-Kien Nguyen,et al.  CMOS low-noise amplifier design optimization techniques , 2004, IEEE Transactions on Microwave Theory and Techniques.

[10]  P. Wambacq,et al.  Low-power 5 GHz LNA and VCO in 90 nm RF CMOS , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).