Enhanced systematic design of a voltage controlled oscillator using a two-step optimization methodology

Abstract In this paper a design strategy based on bottom-up design methodologies is used in order to systematically design a voltage controlled oscillator. The methodology uses two computer-aided design tools: AIDA, a multi-objective multi-constraint circuit optimization tool, and SIDe-O, a tool that characterizes and optimizes integrated inductors with high accuracy (around 1% when compared to electromagnetic simulations). By using such tools, the difficult trade-offs inherent to radio-frequency circuits can be explored efficiently and accurately. Furthermore, with the capability that AIDA has at considering process parameter variations during the optimization, the resulting methodology is able to obtain truly robust circuit designs.

[1]  Asrulnizam Abd Manaf,et al.  Post-process die-level electromagnetic field analysis on microwave CMOS low-noise amplifier for first-pass silicon fabrication success , 2016, Integr..

[2]  Francisco V. Fernández,et al.  New mapping strategies for pre-optimized inductor sets in bottom-up RF IC sizing optimization , 2017, 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[3]  Kalyanmoy Deb,et al.  Multi-objective optimization using evolutionary algorithms , 2001, Wiley-Interscience series in systems and optimization.

[4]  Ricardo Povoa,et al.  Floorplan-aware analog IC sizing and optimization based on topological constraints , 2015, Integr..

[5]  Georges G. E. Gielen,et al.  Efficient multiobjective synthesis of analog circuits using hierarchical Pareto-optimal performance hypersurfaces , 2005, Design, Automation and Test in Europe.

[6]  Francisco V. Fernández,et al.  An Automated Design Methodology of RF Circuits by Using Pareto-Optimal Fronts of EM-Simulated Inductors , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  S. Wong,et al.  Physical modeling of spiral inductors on silicon , 2000 .

[8]  Francisco V. Fernández,et al.  Physical vs. surrogate models of passive RF devices , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[9]  Kenichi Okada,et al.  Modeling of Spiral Inductors , 2010 .

[10]  Albert Banchs,et al.  Mobile network architecture evolution toward 5G , 2016, IEEE Communications Magazine.

[11]  Francisco V. Fernández,et al.  Implementation issues in the hierarchical composition of performance models of analog circuits , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Michiel Steyaert,et al.  CYCLONE: automated design and layout of RF LC-oscillators , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Francisco V. Fernández,et al.  An inductor modeling and optimization toolbox for RF circuit design , 2017, Integr..

[14]  Ricardo Povoa,et al.  Automatic synthesis of RF front-end blocks using multi-objective evolutionary techniques , 2016, Integr..

[15]  Kalyanmoy Deb,et al.  A fast and elitist multiobjective genetic algorithm: NSGA-II , 2002, IEEE Trans. Evol. Comput..

[16]  Francisco V. Fernández,et al.  Systematic design of a voltage controlled oscillator using a layout-aware approach , 2017, 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[17]  Francisco V. Fernández,et al.  Radio-frequency inductor synthesis using evolutionary computation and Gaussian-process surrogate modeling , 2017, Appl. Soft Comput..

[18]  Michiel Steyaert,et al.  Optimal RF design using smart evolutionary algorithms , 2000, Proceedings 37th Design Automation Conference.

[19]  Pietro Andreani,et al.  Class-D CMOS Oscillators , 2013, IEEE Journal of Solid-State Circuits.

[20]  Ali Hajimiri,et al.  Concepts and methods in optimization of integrated LC VCOs , 2001, IEEE J. Solid State Circuits.

[21]  Carlo Samori,et al.  Understanding Phase Noise in LC VCOs: A Key Problem in RF Integrated Circuits , 2016, IEEE Solid-State Circuits Magazine.