Signal integrity and reliability of a new Multi-Stack Package using a Pressure Conductive Rubber

A proposed Pressure Conductive Rubber (PCR) is used instead of conventional interconnections such as wire and solder bondings for a Multi-Stack Package (MSP). A PCR for a three-dimensional (3-D) high-density interconnection has a major advantage in that it can replace defective dies with known good dies (KGD). In the structure of the PCR in this study working through external pressure, conductive particles are arranged between insulating rubber. To compare the RF electrical performance of the PCR and the solder interconnection, a test-jig with coplanar waveguide (CPW) was assembled. S-parameters and reliability tests of MSP formations using the PCR and solder interconnection were separately measured in a frequency range from 300 KHz to 8 GHz. The measured results show the insertion loss of 1.72 dB and the return loss of 12.7 dB on a single-layer structure at 8 GHz. Additionally, reliability tests of the PCR show stable electrical performance. These results indicate that the RF electrical performance of the PCR is acceptable for use in DDR3 SDRAM (Double Data Rate 3 Synchronous Dynamic Random Access Memory) applications.

[1]  D. Crowley,et al.  Next generation electronics packaging utilizing flip chip technology , 2003, IEEE/CPMT/SEMI 28th International Electronics Manufacturing Technology Symposium, 2003. IEMT 2003..

[2]  L. W. Kessler,et al.  Further investigation into the use of acoustic micro imaging for analyzing flip chip integrity and failure modes , 1997, Proceedings 1997 International Conference on Multichip Modules.

[3]  John H. L. Pang,et al.  Mechanical deflection system (MDS) test and methodology for PBGA solder joint reliability , 2001 .

[4]  Said F. Al-Sarawi,et al.  A Review of 3-D Packaging Technology , 1998 .

[5]  M. Mantysalo,et al.  Modeling and analyzing vertical interconnections , 2006, IEEE Transactions on Advanced Packaging.

[6]  R.R. Tummala,et al.  New 3-D Chip Stacking Architectures by Wire-On-Bump and Bump-On-Flex , 2008, IEEE Transactions on Advanced Packaging.

[7]  Wang Zhong,et al.  Technology of Stacking Vertical Interconnecting Micro-Assembly , 2007, 2007 International Symposium on High Density packaging and Microsystem Integration.

[8]  D. Staiculescu,et al.  Design rule development for microwave flip-chip applications , 2000 .

[9]  Liwei Lin,et al.  Flip chip electrical interconnection by selective electroplating and bonding , 2003 .

[10]  Young-Gon Kim,et al.  A 3-D stacked package solution for DDR-SDRAM applications , 2004, Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545).

[11]  Kyung-Wook Paik,et al.  Flip chip interconnection with anisotropic conductive adhesives for RF and high-frequency applications , 2005, IEEE Transactions on Components and Packaging Technologies.