Versatile BIST: An Integrated Approach to On-line/Off-line BIST for Data-Dominated Architectures

Built-in Self Test (BIST) is increasingly being used in production testing of VLSICs. In BIST, extra logic is implemented to generate test patterns and compact test responses on chip. However, this extra logic is used only during the test mode. Traditionally, BIST structures used for on-line testing have been different from the BIST structures used for off-line production testing. Replicated hardware, comparators and checkers are typical on-line BIST structures. This is because on-line BIST techniques are mostly based on space or time or information redundancy. On the other hand, typical off-line BIST structures include linear feedback shift register (LFSR) based pattern generators and multiple input signature register (MISR) based test response compactors.In this paper we report a Versatile BIST approach (VBIST) that targets both off-line and on-line self test. VBIST uses off-line BIST circuitry for on-line testing as well. Unlike traditional on-line self test approaches, VBIST does not use functional data as test inputs. Rather, VBIST generates test patterns and compacts test responses during the normal mode of operation. Furthermore, VBIST coordinates this generation and application of test patterns and compaction of test responses with the usage profile of the modules in the design. VBIST entails little additional impact on performance and area of the design (vis-a-vis the performance and area of a design with off-line BIST). We validated the proposed approach using the Synopsys Behavioral Compiler as the synthesis framework and by writing synthesis scripts for incorporating VBIST constraints.

[1]  Niraj K. Jha,et al.  Behavioral synthesis for easy testability in data path scheduling , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[2]  Nilanjan Mukherjee,et al.  Design of Testable Multipliers for Fixed-Width Data Paths , 1997, IEEE Trans. Computers.

[3]  Nilanjan Mukherjee,et al.  Arithmetic built-in self test for high-level synthesis , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[4]  LaNae J. Avra,et al.  ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHS , 1991, 1991, Proceedings. International Test Conference.

[5]  Miodrag Potkonjak,et al.  Synthesizing designs with low-cardinality minimum feedback vertex set for partial scan application , 1994, Proceedings of IEEE VLSI Test Symposium.

[6]  John Knight,et al.  Concurrent testing in high level synthesis , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[7]  Daniel G. Saab,et al.  Beta: behavioral testability analysis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[8]  Janusz Rajski,et al.  Accumulator-Based Compaction of Test Responses , 1993, IEEE Trans. Computers.

[9]  Ramesh Karri,et al.  A parameterized VHDL library for on-line testing , 1997, Proceedings International Test Conference 1997.

[10]  Kewal K. Saluja,et al.  A concurrent testing technique for digital circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Christos A. Papachristou,et al.  A design for testability scheme with applications to data path synthesis , 1991, 28th ACM/IEEE Design Automation Conference.