COMPAS - Compressed Test Pattern Sequencer for Scan Based Circuits

This paper presents a software tool for test pattern compaction combined with compression of the test patterns to further reduce test data volume and time requirement. Usually the test set compaction is performed independently on test compression. We have implemented a test compaction and compression scheme that reorders test patterns previously generated in an ATPG in such a way that they are well suited for decompression. The compressed test sequence is decompressed in a scan chain. No design changes are required to be done in the functional part of the circuit. The tool is called COMPAS and it finds a sequence of overlapping patterns; each pattern detects a maximum number of circuit faults. Each pattern differs from the contiguous one in the first bit only, the remaining pattern bits are shifted for one position towards the last bit. The pattern first bits are stored in an external tester memory. The volume of stored data is substantially lower than in other comparable test pattern compression methods. The algorithm can be used for test data reduction in System on Chip testing using the IEEE P 1500 Standard extended by the RESPIN diagnostic access. Using this architecture the compressed test data are transmitted through a narrow test access mechanism from a tester to the tested SoC and the high volume decompressed test patterns are shifted through the high speed scan chains between the System on Chip (SoC) cores.

[1]  Yiorgos Makris,et al.  Independent test sequence compaction through integer programming , 2003, Proceedings 21st International Conference on Computer Design.

[2]  Dong Sam Ha,et al.  HOPE: an efficient parallel fault simulator for synchronous sequential circuits , 1992, DAC '92.

[3]  Nur A. Touba,et al.  Reducing test data volume using LFSR reseeding with seed compression , 2002, Proceedings. International Test Conference.

[4]  Yervant Zorian,et al.  Towards a standard for embedded core test: an example , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[5]  Lei Li,et al.  Test Data Compression Using Dictionaries with Fixed-Length Indices , 2003 .

[6]  Irith Pomeranz,et al.  On test data volume reduction for multiple scan chain designs , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[7]  Brion L. Keller,et al.  OPMISR: the foundation for compressed ATPG vectors , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[8]  Chauchin Su,et al.  A serial scan test vector compression methodology , 1993, Proceedings of IEEE International Test Conference - (ITC).

[9]  Ajay Khoche,et al.  Packet-based input test data compression techniques , 2002, Proceedings. International Test Conference.

[10]  Hans-Joachim Wunderlich,et al.  Reusing Scan Chains for Test Pattern Decompression , 2002, J. Electron. Test..

[11]  Huaguo Liang,et al.  A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters , 2001, J. Electron. Test..

[12]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[13]  Janak H. Patel,et al.  Reconfiguration technique for reducing test time and test data volume in Illinois Scan Architecture based designs , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[14]  H. Wunderlich,et al.  Bit-flipping BIST , 1996, ICCAD 1996.

[15]  Wenjing Rao,et al.  Virtual compression through test vector stitching for scan based designs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[16]  Lei Li,et al.  Test set embedding for deterministic BIST using a reconfigurable interconnection network , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[18]  Hans-Joachim Wunderlich,et al.  RESPIN++ - deterministic embedded test , 2002, Proceedings The Seventh IEEE European Test Workshop.

[19]  H. K. Lee,et al.  HOPE: an efficient parallel fault simulator , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[20]  Hans-Joachim Wunderlich,et al.  Rxiensing scan chains for test pattern decompression , 2001, IEEE European Test Workshop, 2001..

[21]  Ondrej Novák,et al.  Test pattern decompression using a scan chain , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[22]  Krishnendu Chakrabarty,et al.  Test data compression for system-on-a-chip using Golomb codes , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[23]  J.H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[24]  Alex Orailoglu,et al.  Decompression hardware determination for test volume and time reduction through unified test pattern compaction and compression , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[25]  Wilfried Daehn,et al.  Hardware Test Pattern Generation for Built-In Testing , 1981, International Test Conference.

[26]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[27]  Christos A. Papachristou,et al.  Multiscan-based test compression and hardware decompression using LZ77 , 2002, Proceedings. International Test Conference.

[28]  Wenjing Rao,et al.  Test application time and volume compression through seed overlapping , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[29]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[30]  Krishnendu Chakrabarty,et al.  Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[31]  B. Koenemann.  LFSR-coded test patterns for scan designs , 1991 .