Two-dimensional multirate systolic array design for artificial neural networks

In this paper a novel design of neural networks using 2-dimensional systolic array is proposed. Two techniques are applied in the design, namely, 2-dimensional pipelining and multirate processing (2 level clocking). 2-dimensional pipelining operation gives significant improvement in computation time compared to the currently known 1D and 2D systolic implementation schemes. Besides, multirate clocking is used so that weights (synapses) can be transmitted and passed systolically in a rate much higher than activation voltages, to achieve maximum array throughput and to eliminate global interconnections present in many array (including systolic) designs (thus reducing synchronization and propagation delay problems). This scheme of passing weights also saves area significantly since local storage area for the weights can be reduced. The design is applied to the implementation of a Hopfield neural net.<<ETX>>

[1]  J J Hopfield,et al.  Neural networks and physical systems with emergent collective computational abilities. , 1982, Proceedings of the National Academy of Sciences of the United States of America.

[2]  W. Raab,et al.  Fine-grain system architectures for systolic emulation of neural algorithms , 1990, [1990] Proceedings of the International Conference on Application Specific Array Processors.

[3]  Viktor K. Prasanna,et al.  Algorithmic mapping of neural network models onto parallel SIMD machines , 1990, [1990] Proceedings of the International Conference on Application Specific Array Processors.

[4]  Anders Krogh,et al.  Introduction to the theory of neural computation , 1994, The advanced book program.

[5]  Walter H. Ku,et al.  A three dimensional systolic array architecture for fast matrix multiplication , 1984, ICASSP.

[6]  D.I. Moldovan,et al.  On the design of algorithms for VLSI systolic arrays , 1983, Proceedings of the IEEE.

[7]  G. Mazare,et al.  Massively parallel architecture: application to neural net emulation and image reconstruction , 1990, [1990] Proceedings of the International Conference on Application Specific Array Processors.

[8]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[9]  A. Hiraiwa,et al.  Implementation of ANN on RISC processor array , 1990, [1990] Proceedings of the International Conference on Application Specific Array Processors.