Evaluation of VLSI Layout Implementation for Efficiency