A pipeline FFT processor

We discuss the design and implementation of a high-speed, low power 1024-point pipeline FFT processor. Key features are flexible internal data length and a novel processing element. The FFT processor, which is implemented in a standard 0.35 /spl mu/m CMOS process, is efficient in terms of power consumption and chip area.

[1]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[2]  E. V. Jones,et al.  A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..

[3]  C. Joanblanq,et al.  A fast single-chip implementation of 8192 complex point FFT , 1995 .

[4]  F. Jutand,et al.  "Overturned-Stairs" Adder Trees and Multiplier Design , 1992, IEEE Trans. Computers.

[5]  Anantha P. Chandrakasan,et al.  Low-Power CMOS Design , 1997 .

[6]  L. Wanhammar,et al.  Word Length Estimation for Memory Efficient Pipeline FFT / IFFT Processors , 1999 .

[7]  Lars Wanhammar.  DSP integrated circuits , 1999 .

[8]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[9]  L. Wanhammar,et al.  A complex multiplier using overturned-stairs adder tree , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[10]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .