Variation of SRAM Alpha-Induced Soft Error Rate with Technology Node

This document presents a compilation of results from tests performed by iRoC Technologies on SER induced by alpha particles on SRAM memories for technology nodes from 180 nm to 65 nm. The aim of this study is to establish the variation of sensitivity with technology node for SEU and MCU, and to analyze the possible influence of different designs and technological parameters at a given technology node.

[1]  F. Amaud A Functional 0.69pm2 Embedded 6T-SRAM bit cell for 65nm CMOS platform , 2003 .

[2]  M. Igeta,et al.  Comprehensive study of soft errors in advanced CMOS circuits with 90/130 nm technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[3]  M. Woo,et al.  Low cost 65nm CMOS platform for Low Power & General Purpose applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[4]  T. Fukuda,et al.  Alpha and Neutron SER of embedded-SRAM and Novel Estimation Method , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[5]  Gilles Gasiot,et al.  Comparisons of soft error rate for SRAMs in commercial SOI and bulk below the 130-nm technology node , 2003 .

[6]  Navakanta Bhat,et al.  A manufacturable and modular 0.25 /spl mu/m CMOS platform technology , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[7]  Timothy Sherwood,et al.  Guiding Architectural SRAM Models , 2006, 2006 International Conference on Computer Design.

[8]  C.W. Slayman,et al.  Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations , 2005, IEEE Transactions on Device and Materials Reliability.

[9]  J. Scott,et al.  A highly versatile 0.18 /spl mu/m CMOS technology with dense embedded SRAM , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[10]  H. Puchner,et al.  Investigation of multi-bit upsets in a 150 nm technology SRAM device , 2005, IEEE Transactions on Nuclear Science.

[11]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[12]  G. Gasiot,et al.  Alpha-Induced Multiple Cell Upsets in Standard and Radiation Hardened SRAMs Manufactured in a 65 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[13]  E. Cannon,et al.  SRAM SER in 90, 130 and 180 nm bulk and SOI technologies , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[14]  T. Nigam,et al.  SRAM Variability and Supply Voltage Scaling Challenges , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.