Optimization of Device Dimensions of High-k Gate Dielectric Based DG-TFET for Improved Analog/RF Performance

[1]  D. Nirmal,et al.  A critical review of design and fabrication challenges in InP HEMTs for future terahertz frequency applications , 2021 .

[2]  Guenifi Naima,et al.  Low Power Circuit and System Design Hierarchy and Thermal Reliability of Tunnel Field Effect Transistor , 2021, Silicon.

[3]  U. Nanda,et al.  Performance Analysis of Ferroelectric GAA MOSFET with Metal Grain Work Function Variability , 2021, Silicon.

[4]  J. Ajayan,et al.  Lowering the Schottky Barrier Height by Titanium Contact for High-Drain Current in Mono-layer MoS2 Transistor , 2021, Journal of Electronic Materials.

[5]  Shubham Tayal,et al.  Impact of interfacial layer thickness on gate stack-based DGTFET: an analog/RF prospective , 2021 .

[6]  D. Nirmal,et al.  Investigation of Influence of SiN and SiO2 Passivation in Gate Field Plate Double Heterojunction Al0.3Ga0.7N/GaN/Al0.04Ga0.96N High Electron Mobility Transistors , 2021, Silicon.

[7]  U. Nanda,et al.  Nanowire Array-based MOSFET for Future CMOS Technology to Attain the Ultimate Scaling Limit , 2021, Silicon.

[8]  Ashutosh Nandi,et al.  Temperature sensitivity analysis of inner-gate engineered JL-SiNT-FET: An Analog/RF prospective , 2020, Cryogenics.

[9]  Deepak Kumar.  Performance evaluation of double gate tunnel FET based chain of inverters and 6-T SRAM cell , 2019, Engineering Research Express.

[10]  Ashutosh Nandi,et al.  Enhancing Frequency Performance of Underlap Tunnel Field-Effect Transistor for Analog/RF Applications , 2019, Journal of Nanoelectronics and Optoelectronics.

[11]  Ashutosh Nandi,et al.  Optimization of gate-stack in junctionless Si-nanotube FET for analog/RF applications , 2018, Materials Science in Semiconductor Processing.

[12]  Ashutosh Nandi,et al.  Interfacial layer dependence of High-K gate stack based Conventional trigate FinFET concerning analog/RF performance , 2018, 2018 4th International Conference on Devices, Circuits and Systems (ICDCS).

[13]  Ashutosh Nandi,et al.  Study of 6T SRAM cell using High-K gate dielectric based junctionless silicon nanotube FET , 2017 .

[14]  Ashutosh Nandi,et al.  Analog/RF performance analysis of channel engineered high-K gate-stack based junctionless Trigate-FinFET , 2017 .

[15]  Ashutosh Nandi,et al.  Effect of air spacer on analog performance of underlap tri-gate FinFET , 2017 .

[16]  Ashutosh Nandi,et al.  Effect of FIBL in-conjunction with channel parameters on analog and RF FOM of FinFET , 2017 .

[17]  G. P. Mishra,et al.  A new analytical drain current model of cylindrical gate silicon tunnel FET with source δ-doping , 2016 .

[18]  Sudeb Dasgupta,et al.  Analytical Modeling of a Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile , 2013, IEEE Transactions on Electron Devices.

[19]  Sudeb Dasgupta,et al.  Design and Analysis of Analog Performance of Dual-k Spacer Underlap N/P-FinFET at 12 nm Gate Length , 2013, IEEE Transactions on Electron Devices.

[20]  Hongxia Liu,et al.  The influence and explanation of fringing-induced barrier lowering on sub-100 nm MOSFETs with high-k gate dielectrics , 2012 .

[21]  A. Mercha,et al.  Double-Gate finFETs as a CMOS Technology Downscaling Option: An RF Perspective , 2007, IEEE Transactions on Electron Devices.

[22]  G. Ghibaudo,et al.  Review on high-k dielectrics reliability issues , 2005, IEEE Transactions on Device and Materials Reliability.

[23]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[24]  Akiko Ohata,et al.  Evaluation of performance degradation factors for high-k gate dielectrics in N-channel MOSFETs , 2004 .

[25]  Madhav P. Desai,et al.  The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance , 2002 .

[26]  Edward J. Nowak,et al.  CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics , 2002, IBM J. Res. Dev..

[27]  刘红侠,et al.  The influence and explanation of fringing-induced barrier lowering on sub-100 nm MOSFETs with high-k gate dielectrics , 2012 .

[28]  K. Boucart,et al.  Double-Gate Tunnel FET With High-κ Gate Dielectric , 2008 .