A Configurable Time-Interleaved ADC Structure with Digital Blind Calibration for Time-Variant Signal

This paper proposes a configurable structure of time-interleaved ADC (TI-ADC) with digital blind calibration for time-variant input signal. The channel number of the TI-ADC and the corresponding digital calibration could adapt to the input frequency, which would significantly decrease the power consumption of the TI-ADC as well as reduce the complexity of the digital calibration. In the proposed structure, the input signal is firstly fed into the power detector to roughly determine the range of the input frequency. Then the TI-ADC system activates the required sub-ADC channels accordingly and the calibration module changes to adapt to the input signal. In addition, numerical simulations have been presented to demonstrate the effectiveness and superiority of the proposed structure, which shows the proposed structure could significantly decrease the power consumption of the TI-ADC module as well as the calibration module.

[1]  Scott Kaylor,et al.  A 12 bit 1.6 GS/s BiCMOS 2×2 hierarchical time-interleaved pipeline ADC , 2013, 2013 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM).

[2]  Duc Minh Nguyen,et al.  Hardware implementation of all digital calibration for undersampling TIADCs , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[3]  M El-Chammas,et al.  A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2010, IEEE Journal of Solid-State Circuits.

[4]  Masanori Furuta,et al.  All-Digital Background Calibration Technique for Time-Interleaved ADC Using Pseudo Aliasing Signal , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Jie Zhou,et al.  All-Digital Blind Background Calibration Technique for Any Channel Time-Interleaved ADC , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Mikko Valkama,et al.  Analysis, Blind Identification, and Correction of Frequency Response Mismatch in Two-Channel Time-Interleaved ADCs , 2015, IEEE Transactions on Microwave Theory and Techniques.

[7]  Guifu Zhang,et al.  A 32GS/s 8-bit time-interleaved ADC system with 16GHz wideband RF front-end and embedded fully-blind digital calibration , 2017, 2017 10th Global Symposium on Millimeter-Waves.

[8]  Claudio Nani,et al.  A 480mW 2.6GS/s 10b 65nm CMOS time-interleaved ADC with 48.5dB SNDR up to Nyquist , 2011, 2011 IEEE International Solid-State Circuits Conference.

[9]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Christian Vogel,et al.  Adaptive Blind Background Calibration of Polynomial-Represented Frequency Response Mismatches in a Two-Channel Time-Interleaved ADC , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Jean-Michel Hode,et al.  An Adaptive All-Digital Blind Compensation of Dual-TIADC Frequency-Response Mismatch Based on Complex Signal Correlations , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.