Performance Analysis of a Multi-Buffered Banyan ATM Switch Under Bursty Traffic

We present an analytical model of a buffered Banyan ATM switch which allows complex switching elements, bursty traffic, non-uniform destination distributions and permits the analysis of large scale switches. The ATM switch is analyzed by decomposing it into individual switching elements. Each switching element is then analyzed numerically in isolation assuming that its arrival and service processes are known. The parameters of the arrival and service processes of the switching elements are obtained using an iterative scheme. The results obtained are approximate and validation tests have shown that they have good accuracy. Using this model, the cell loss, throughput, and the mean time to traverse the switch were obtained for different traffic parameters, and buffer sizes within a switching element. 1 Supported by the Natural Sciences and EngineeringResearchCouncil of Canada · 2 Supported in part by DARPA under grant no. DAEA 18-90-c-0039.

[1]  S. Sumita.  Achievability of performance objectives in ATM switching nodes , 1988 .

[2]  Allan Gottlieb,et al.  Designing VLSI network nodes to reduce memory traffic in a shared memory parallel computer , 2011 .

[3]  Alberto Leon-Garcia,et al.  Performance of buffered banyan networks under nonuniform traffic patterns , 1990, IEEE Trans. Commun..

[4]  Harry G. Perros,et al.  An approximate analysis of a bufferless NxN synchronous Clos ATM switch , 1990 .

[5]  Gregory F. Pfister,et al.  “Hot spot” contention and combining in multistage interconnection networks , 1985, IEEE Transactions on Computers.

[6]  Masayuki Murata,et al.  Performance evaluation of cell bypass queueing discipline for buffered Banyan type ATM switches , 1990, Proceedings. IEEE INFOCOM '90: Ninth Annual Joint Conference of the IEEE Computer and Communications Societies@m_The Multiple Facets of Integration.

[7]  Thomas G. Robertazzi.  Performance Analysis of Buffered Banyan Networks , 1993 .

[8]  Yih-Chyun Jenq,et al.  Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..

[9]  Tomás Lang,et al.  Nonuniform Traffic Spots (NUTS) in Multistage Interconnection Networks , 1990, J. Parallel Distributed Comput..

[10]  Alberto Leon-Garcia,et al.  Performance of self-routing ATM switch under nonuniform traffic pattern , 1990, Proceedings. IEEE INFOCOM '90: Ninth Annual Joint Conference of the IEEE Computer and Communications Societies@m_The Multiple Facets of Integration.

[11]  Walter Willinger,et al.  Performance of an ATM switch: simulation study , 1990, Proceedings. IEEE INFOCOM '90: Ninth Annual Joint Conference of the IEEE Computer and Communications Societies@m_The Multiple Facets of Integration.

[12]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[13]  Harry G. Perros.  Approximation algorithms for open queueing networks with blocking , 1989 .

[14]  Kevin P. McAuliffe,et al.  The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture , 1985, ICPP.