Metrics for design space exploration of heterogeneous multiprocessor embedded systems

This paper considers the problem of designing heterogeneous multiprocessor embedded systems. The focus is on a step of the design flow: the definition of innovative metrics for the analysis of the system specification to statically identify the most suitable processing elements class for each system functionality. Experimental results are also included, to show the applicability and effectiveness of the proposed methodology.

[1]  Miodrag Potkonjak,et al.  System-level design guidance using algorithm properties , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[2]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .

[3]  Pao-Ann Hsiung,et al.  CMAPS: a cosynthesis methodology for application-oriented parallel systems , 2000, TODE.

[4]  T.A.C.M. Claasen,et al.  High speed: not the only way to exploit the intrinsic computational power of silicon , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[5]  Edward A. Lee,et al.  A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem , 1994, Third International Workshop on Hardware/Software Codesign.

[6]  Premkumar T. Devanbu.  GENOA - A Customizable, Language- And Front-end Independent Code Analyzer , 1992, International Conference on Software Engineering.

[7]  Jong-Deok Choi,et al.  Efficient flow-sensitive interprocedural computation of pointer-induced aliases and side effects , 1993, POPL '93.

[8]  André DeHon,et al.  Reconfigurable architectures for general-purpose computing , 1996 .

[9]  Niraj K. Jha,et al.  COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  J.L. van Meerbergen,et al.  Heterogeneous multiprocessor for the management of real-time video and graphics streams , 2000, IEEE Journal of Solid-State Circuits.

[11]  Jakob Bf Axelsson.  Towards System-Level Analysis and Synthesis of Distributed Real-Time Systems , 1999 .

[12]  Zvonko G. Vranesic,et al.  Field-Programmable Gate Arrays , 1992 .

[13]  L. Carro,et al.  System synthesis for multiprocessor embedded applications , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[14]  Georg Sander,et al.  Graph Layout through the VCG Tool , 1994, GD.

[15]  Edward A. Lee,et al.  A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem , 1994, CODES.

[16]  Niraj K. Jha,et al.  COHRA: hardware-software co-synthesis of hierarchical distributed embedded system architectures , 1998, Proceedings Eleventh International Conference on VLSI Design.

[17]  Niraj K. Jha,et al.  COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Peter Pirsch,et al.  Memory organization of a single-chip video signal processing system with embedded DRAM , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[19]  Peter Pirsch,et al.  A single-chip video signal processing system with embedded DRAM , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).