A RISC-V ISA Compatible Processor IP

A processor is the core component of an electronic system. In this work, we present a high-performance general-purpose processor system, based on open source RISC-V instruction set architecture. Our processor has a 32-bit 5-stage pipeline core with separate 8 KB I-Cache and D-Cache, and supports virtual memory system. The processor supports integer, atomic and floating-point (single and double precision) instruction subset of RISC-V ISA. The nested vectored interrupt unit and the dedicated floating-point execution unit is included in the system to improve its real-time performance. To improve the execution speed of the processor, a branch prediction unit and a hardware Economic Value Added replacement policy for I-Cache and D-Cache is implemented. The performance of processor is evaluated using CoreMark and has a CoreMark value of 3.32 CoreMark/MHz. The design is implemented on Xilinx's Virtex-7 (XC7VX485tffg1761-2) FPGA and has maximum clock frequency of 60MHz.

[1]  Yunsup Lee,et al.  The RISC-V Instruction Set Manual , 2014 .

[2]  Reinhold Weicker,et al.  Dhrystone: a synthetic systems programming benchmark , 1984, CACM.

[3]  Kuruvilla Varghese,et al.  A RISC-V ISA compatible processor IP for SoC , 2018, 2018 International Symposium on Devices, Circuits and Systems (ISDCS).

[4]  Luis Rueda,et al.  A 32-bit RISC-V AXI4-lite bus-based microcontroller with 10-bit SAR ADC , 2016, 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS).

[5]  James Demmel,et al.  IEEE Standard for Floating-Point Arithmetic , 2008 .

[6]  Hyun Hak Cho,et al.  A high-performance branch predictor design considering memory capacity limitations , 2017, 2017 International Conference on Circuits, System and Simulation (ICCSS).

[7]  Daniel Sánchez,et al.  Maximizing Cache Performance Under Uncertainty , 2017, 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA).