SeReCon: a secure reconfiguration controller for self-reconfigurable systems

A risk of covert insertion of circuitry into reconfigurable computing (RC) systems exists. This paper reviews risks of hardware attack on field programmable gate array (FPGA)-based RC systems and proposes a method for secure system credentials generation (unique, random and partially anonymous) and trusted self-reconfiguration, using a secure reconfiguration controller (SeReCon) and partial reconfiguration (PR). SeReCon provides a root of trust (RoT) for RC systems, incorporating novel algorithms for security credentials generation and trusted design verification. Credentials are generated internally, during system certification. The private credential element never leaves the SeReCon security perimeter. To provide integrity-maintaining self-reconfiguration, SeReCon performs analysis of each new IP core structure prior to reconfiguration. An unverified IP core can be used provided that its spatial isolation is retained. SeReCon provides encrypted storage for installed IP cores. Resource usage for a prototype SeReCon system is presented. The protection provided by SeReCon is illustrated in a number of security attack scenarios.

[1]  Reiner W. Hartenstein.  Reconfigurable computing: a new business model-and its impact on SoC design , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[2]  Milos Drutarovský,et al.  Model of a true random number generator aimed at cryptographic applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[3]  Lionel Torres,et al.  Securing embedded programmable gate arrays in secure circuits , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[4]  Sergei Skorobogatov.  Low temperature data remanence in static RAM , 2002 .

[5]  Christof Paar,et al.  Security on FPGAs: State-of-the-art implementations and attacks , 2004, TECS.

[6]  Christian Haubelt,et al.  Modeling and Design of Fault-Tolerant and Self-Adaptive Reconfigurable Networked Embedded Systems , 2006, EURASIP J. Embed. Syst..

[7]  Reiner W. Hartenstein,et al.  Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications , 1999 .

[8]  T. Kean.  Secure configuration of Field Programmable Gate arrays , 2001 .

[9]  Philip James-Roxby,et al.  A Self-reconfiguring Platform , 2003, FPL.

[10]  Jean-Baptiste Note,et al.  From the bitstream to the netlist , 2008, FPGA '08.

[11]  Steven Trimberger,et al.  Analysis of Data Remanence in a 90nm FPGA , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[12]  Abhranil Maiti,et al.  Physical unclonable function and true random number generator: a compact and scalable implementation , 2009, GLSVLSI '09.

[13]  Gang Wang,et al.  Moats and Drawbridges: An Isolation Primitive for Reconfigurable Hardware Based Systems , 2007, 2007 IEEE Symposium on Security and Privacy (SP '07).

[14]  Lars Braun,et al.  Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems , 2010, TRETS.

[15]  Peter Athanas,et al.  Hardware autonomy and space systems , 2009, 2009 IEEE Aerospace conference.

[16]  黄莺.  Xilinx：创新求变 逆风飞扬 , 2002 .

[17]  Steven Trimberger.  Trusted Design in FPGAs , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[18]  Ralf Krueger.  Using High Security Features in Virtex-II Series FPGAs , 2004 .

[19]  Fearghal Morgan,et al.  Run-Time Management of Reconfigurable Hardware Tasks Using Embedded Linux , 2007, 2007 International Conference on Field-Programmable Technology.

[20]  Christophe Bobda,et al.  Introduction to reconfigurable computing - architectures, algorithms, and applications , 2010 .

[21]  Srivaths Ravi,et al.  Security in embedded systems: Design challenges , 2004, TECS.

[22]  N. Falconer.  Structured Programming , 1973, Nature.

[23]  Heiko Kalte,et al.  REPLICA2Pro: task relocation by bitstream manipulation in virtex-II/Pro FPGAs , 2006, CF '06.

[24]  Eduardo de la Torre,et al.  Virtex II FPGA Bitstream Manipulation: Application to Reconfiguration Control Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[25]  Mark McLean,et al.  FPGA-BASED SINGLE CHIP CRYPTOGRAPHIC SOLUTION ( U ) , 2007 .

[26]  K. Thompson.  Reflections on trusting trust , 1984, CACM.

[27]  Lilian Bossuet,et al.  Dynamically Configurable Security for SRAM FPGA Bitstreams , 2004, IPDPS.

[28]  Berk Sunar,et al.  Trojan Detection using IC Fingerprinting , 2007, 2007 IEEE Symposium on Security and Privacy (SP '07).

[29]  Saar Drimer.  Authentication of FPGA Bitstreams: Why and How , 2007, ARC.

[30]  Klaus D. Müller-Glaser,et al.  A System Architecture for Reconfigurable Trusted Platforms , 2008, 2008 Design, Automation and Test in Europe.

[31]  G. Edward Suh,et al.  Aegis: A Single-Chip Secure Processor , 2007, IEEE Des. Test Comput..

[32]  Yuanyuan Zhou,et al.  Designing and Implementing Malicious Hardware , 2008, LEET.

[33]  Tilman Wolf,et al.  Reconfigurable Security Support for Embedded Systems , 2006, Proceedings of the 39th Annual Hawaii International Conference on System Sciences (HICSS'06).

[34]  Saar Drimer,et al.  Volatile FPGA design security { a survey , 2008 .

[35]  KepaKrzysztof,et al.  SeReCon: a secure reconfiguration controller for self-reconfigurable systems , 2010 .

[36]  Lars Braun,et al.  Physical Configuration On-Line Visualization of Xilinx Virtex-II FPGAs , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).