论文信息 - Dual-metal gate technology for deep-submicron CMOS transistors

Dual-metal gate technology for deep-submicron CMOS transistors

Dual-metal gate CMOS devices with rapid-thermal chemical vapor deposited (RTCVD) Si/sub 3/N/sub 4/ gate dielectric were fabricated using a self-aligned process. The gate electrodes are Ti and Mo for the N- and P-MOSFET respectively. Carrier mobilities are comparable to that predicted by the universal mobility model for SiO/sub 2/. C-V characteristics show good agreement with a simulation that takes quantum-mechanical effects into account, and clearly display the advantage of metal over poly-Si gates.

[1] Y. Yeo,et al. Molybdenum as a gate electrode for deep sub-micron CMOS technology , 2000 .

[2] C. Hu,et al. Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects , 1997 .

[3] Chenming Hu,et al. Quantum effect in oxide thickness determination from capacitance measurement , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[4] Hongfa Luan,et al. Ultra Thin (<20@ CVD Si3N4 Gate Dielectric for Deep-Sub-Micron CMOS Devices , 1998 .