Area time power estimation for FPGA based designs at a behavioral level

A new performance estimation technique for FPGA implementation based designs is presented. The interest and originality of the method is to rapidly test a great number of implementation solutions while staying independent as far as possible of the technology used, and to include power consumption estimation. Thanks to this method, the designer can quickly have realistic information about the performances of a design, starting from a behavioral specification.

[1]  Jean-Philippe Diguet,et al.  A methodology for an application profiling at system level , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[2]  Daniel D. Gajski,et al.  Area and performance estimation from system-level specifications , 1992 .

[3]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[4]  J. Diguet.  Estimation de complexite et transformations d' algorithmes de traitement du signal pour la conception de circuits vlsi , 1996 .

[5]  Fadi J. Kurdahi,et al.  Area and timing estimation for lookup table based FPGAs , 1996, Proceedings ED&TC European Design and Test Conference.

[6]  Alok Sharma,et al.  Estimating Architectural Resources and Performance for High-Level Synthesis Applications , 1993, 30th ACM/IEEE Design Automation Conference.