Property Checking of Quantum Circuits Using Quantum Multiple-Valued Decision Diagrams

For the validation and verification of quantum circuits mainly techniques based on simulation are applied. Although lots of effort has been put into the improvement of these techniques, ensuring the correctness still requires an exhaustive consideration of all input vectors. As a result, these techniques are particularly insufficient to prove a circuit to be error free.

[1]  Janick Bergeron,et al.  Writing Testbenches using SystemVerilog , 2006 .

[2]  Guowu Yang,et al.  Quantum logic synthesis by symbolic reachability analysis , 2004, Proceedings. 41st Design Automation Conference, 2004..

[3]  S. Aaronson,et al.  Improved simulation of stabilizer circuits (14 pages) , 2004 .

[4]  Robert Wille,et al.  Window optimization of reversible and quantum circuits , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[5]  G. Vidal.  Efficient classical simulation of slightly entangled quantum computations. , 2003, Physical review letters.

[6]  Adnan Aziz,et al.  Modeling design constraints and biasing in simulation using BDDs , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[7]  D. Brand.  Verification of large synthesized designs , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[8]  V.V. Shende,et al.  Synthesis of quantum-logic circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Robert Wille,et al.  Synthesizing Reversible Circuits for Irreversible Functions , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[10]  Stephan Merz,et al.  Model Checking , 2000 .

[11]  D. Deutsch.  Quantum theory, the Church–Turing principle and the universal quantum computer , 1985, Proceedings of the Royal Society of London. A. Mathematical and Physical Sciences.

[12]  John P. Hayes,et al.  Quantum Circuit Simulation , 2009 .

[13]  Robert Wille,et al.  Equivalence Checking of Reversible Circuits , 2009, ISMVL.

[14]  Robert Wille,et al.  Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don't Cares , 2008, 38th International Symposium on Multiple Valued Logic (ismvl 2008).

[15]  Rajagopal Nagarajan,et al.  QMC: A Model Checker for Quantum Systems , 2007, CAV.

[16]  Christoph Scholl,et al.  Combinational Equivalence Checking Using Incremental SAT Solving, Output Ordering, and Resets , 2007, 2007 Asia and South Pacific Design Automation Conference.

[17]  D. Michael Miller,et al.  QMDD: A Decision Diagram Structure for Reversible and Quantum Circuits , 2006, 36th International Symposium on Multiple-Valued Logic (ISMVL'06).

[18]  Adnan Aziz,et al.  Constraint-based verification , 2006 .

[19]  Scott Aaronson,et al.  Improved Simulation of Stabilizer Circuits , 2004, ArXiv.

[20]  Thierry Paul,et al.  Quantum computation and quantum information , 2007, Mathematical Structures in Computer Science.

[21]  Armin Biere,et al.  Bounded model checking , 2003, Adv. Comput..

[22]  Armin Biere,et al.  Symbolic Model Checking without BDDs , 1999, TACAS.

[23]  Gerhard W. Dueck,et al.  Quantum Circuit Simplification and Level Compaction , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Robert Wille,et al.  SMT-based stimuli generation in the SystemC Verification library , 2009, 2009 Forum on Specification & Design Languages (FDL).