300 MHz design methodology of VU for emotion synthesis

With advance in silicon technology and system integrating technology, utmost care for RC-delay must be taken in high performance LSI design. This paper describes the new design method applied to the Vector Unit (VU) implemented in the recently announced high-performance 3D-graphics engine, 'Emotion Engine'. The key features of the design method are the following: careful functional design of the VU architecture; design hierarchy consistency between RTL descriptions and floor plan; accurate estimation of wire load in pre-layout static timing analysis. With these design features, the VU is has achieved the operating frequency of 300 MHz.

[1]  K. Kutaragi,et al.  A microprocessor with a 128 b CPU, 10 floating-point MACs, 4 floating-point dividers, and an MPEG2 decoder , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  Masaaki Yamada,et al.  Repeater insertion method and its application to a 300MHz 128-bit 2-way superscalar microprocessor , 2000, ASP-DAC '00.

[3]  Arvind Srinivasan,et al.  RITUAL: a performance driven placement algorithm for small cell ICs , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[4]  T. Sakamoto,et al.  A high bandwidth superscalar microprocessor for multimedia applications , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[5]  Viraphol Chaiyakul,et al.  Accurate layout area and delay modeling for system level design , 1992, ICCAD.