300 MHz design methodology of VU for emotion synthesis
暂无分享,去创建一个
H. Murakami | T. Shimazawa | H. Takeda | A. Aono | A. Kunimatsu | T. Sato | S. Norimatsu | Y. Ootaguro | N. Ide | F. Ishihara | K. Tachibana | T. Kamei | S. Kawakami | Y. Endo
[1] K. Kutaragi,et al. A microprocessor with a 128 b CPU, 10 floating-point MACs, 4 floating-point dividers, and an MPEG2 decoder , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[2] Masaaki Yamada,et al. Repeater insertion method and its application to a 300MHz 128-bit 2-way superscalar microprocessor , 2000, ASP-DAC '00.
[3] Arvind Srinivasan,et al. RITUAL: a performance driven placement algorithm for small cell ICs , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[4] T. Sakamoto,et al. A high bandwidth superscalar microprocessor for multimedia applications , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[5] Viraphol Chaiyakul,et al. Accurate layout area and delay modeling for system level design , 1992, ICCAD.