Fault Injection in Modern Microprocessors Using On-Chip Debugging Infrastructures

In this paper, a new fault injection approach to measure SEU sensitivity in COTS microprocessors is presented. It consists in a hardware-implemented module that performs fault injection through the available JTAG-based On-Chip Debugger (OCD). This approach can be applied to most microprocessors, since JTAG standard is a widely supported interface and OCDs are usually available in current microprocessors. Hardware implementation avoids the communication between the target system and the software debugging tool, increasing significantly the fault injection efficiency. The method has been applied to a complex microprocessor (ARM). Experimental results demonstrate the approach is a fast, efficient, and cost-effective solution.

[1]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[2]  Dean Lewis,et al.  Time-resolved scanning of integrated circuits with a pulsed laser: application to transient fault injection in an ADC , 2004, IEEE Transactions on Instrumentation and Measurement.

[3]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[4]  Gustavo Ribeiro Alves,et al.  Real time fault injection using a modified debugging infrastructure , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[5]  Bingrong Hong,et al.  Validation of fault tolerance mechanisms of an onboard system , 2006, 2006 1st International Symposium on Systems and Control in Aerospace and Astronautics.

[6]  J. Karlsson,et al.  Application of Three Physical Fault Injection Techniques to the Experimental Assessment of the MARS Architecture , 1995 .

[7]  Peter Hazucha,et al.  Characterization of soft errors caused by single event upsets in CMOS processes , 2004, IEEE Transactions on Dependable and Secure Computing.

[8]  Maurizio Rebaudengo,et al.  Evaluating the fault tolerance capabilities of embedded systems via BDM , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[9]  L. Sterpone,et al.  Hybrid Fault Detection Technique: A Case Study on Virtex-II Pro's PowerPC 405 , 2006, IEEE Transactions on Nuclear Science.

[10]  N. Seifert,et al.  Robust system design with built-in soft-error resilience , 2005, Computer.

[11]  S. Rezgui,et al.  Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection , 2000 .

[12]  Régis Leveugle,et al.  Using run-time reconfiguration for fault injection in hardware prototypes , 2000, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[13]  Massimo Violante,et al.  A Fault Injection Environment for SoPC's Embedded Microprocessors , 2006, Latin American Test Workshop - LATW.

[14]  Xiaodong Li,et al.  Online Estimation of Architectural Vulnerability Factor for Soft Errors , 2008, 2008 International Symposium on Computer Architecture.

[15]  Massimo Violante,et al.  Fault Injection-based Reliability Evaluation of SoPCs , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[16]  Fabian Vargas,et al.  On the proposition of an EMI-based fault injection approach , 2005, 11th IEEE International On-Line Testing Symposium.

[17]  Vassilios A. Chouliaras,et al.  Study of the Effects of SEU-Induced Faults on a Pipeline Protected Microprocessor , 2007, IEEE Transactions on Computers.

[18]  Giovanni Squillero,et al.  New techniques for speeding-up fault-injection campaigns , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[19]  R. Velazco,et al.  Heavy ion test results for the 68020 microprocessor and the 68882 coprocessor , 1991 .

[20]  Henrique Madeira,et al.  Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers , 1998, IEEE Trans. Software Eng..

[21]  Jean Arlat,et al.  IEEE Transactions on Dependable and Secure Computing , 2006 .

[22]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[23]  R. Velazco,et al.  Impact of data cache memory on the single event upset-induced error rate of microprocessors , 2003 .

[24]  C. Lopez-Ongil,et al.  Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation , 2007, IEEE Transactions on Nuclear Science.

[25]  Massimo Violante,et al.  Analysis of SEU effects in a pipelined processor , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[26]  Mario García-Valderas,et al.  A Rapid Fault Injection Approach for Measuring SEU Sensitivity in Complex Processors , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).