FPGA Implementation of BLDC Motor Driver with Hall Sensor Feedback

The difficulty in designing the control drivers for BLDC (BrushLess Direct Current) motors occurs when the positioning of the HALL sensors on stator circumference is not known. This paper describes the original hardware design and implementation of a control driver for BLDC motors with HALL positioning sensors by using a development board with Xilinx Spartan 6 FPGA (Field Programmable Gate Array) chip. Inside the FPGA chip, the control logic for the external power driver was implemented at the schematic level, which provides additional optimization possibilities as opposed to a hardware description language. The results were experimentally validated by testing the physical implementation.

[1]  Bogdan Claudiu Alecsa,et al.  FPGA implementation of a matrix structure for integer division , 2010, 2010 3rd International Symposium on Electrical and Electronics Engineering (ISEEE).

[2]  Chang-Liang Xia.  Permanent Magnet Brushless DC Motor Drives and Controls: Xia/Permanent Magnet Brushless DC Motor Drives and Controls , 2012 .

[3]  A. D. Ioan.  New Techniques for Implementation of Hardware Algorithms inside FPGA Circuits , 2010 .

[4]  Phakphoom Boonyanant,et al.  Control of the Brushless DC Motor in Combine Mode , 2012 .

[5]  Manuel Nandayapa,et al.  BLDC motor commutation based on DSP builder for FPGA , 2016, 2016 13th International Conference on Power Electronics (CIEP).

[6]  Ming-Fa Tsai,et al.  Model construction and verification of a BLDC motor using MATLAB/SIMULINK and FPGA control , 2011, 2011 6th IEEE Conference on Industrial Electronics and Applications.

[7]  Bogdan Alecsa,et al.  FPGA implementation of a sinusoidal PWM generator with zero sequence insertion , 2011, 2011 7TH INTERNATIONAL SYMPOSIUM ON ADVANCED TOPICS IN ELECTRICAL ENGINEERING (ATEE).

[8]  Takashi Kenjo,et al.  Permanent-Magnet and Brushless DC Motors , 1985 .