Fault probabilities in routing channels of VLSI standard cell designs

Two algorithms for the extraction of bridging and break faults from routing channels of VLSI standard cell designs are presented. Using an improved method for critical area calculation the probability of occurrence is determined for each fault. An experimental analysis of actual layouts shows the feasibility of the approach.<<ETX>>

[1]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[2]  Charles H. Stapper,et al.  Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[3]  S. Gandemer,et al.  Critical area and critical levels calculation in IC yield modeling , 1988 .

[4]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[5]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[6]  G. Spiegel.  Optimized test cost using fault probabilities , 1993, Proceedings ETC 93 Third European Test Conference.

[7]  Marcel Jacomet,et al.  Fantestic: towards a powerful fault analysis and test pattern generator for integrated circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[8]  J. Pineda de Gyvez,et al.  IC defect sensitivity for footprint-type spot defects , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  A. P. Stroele,et al.  Optimization of deterministic test sets using an estimation of product quality , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).

[10]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[11]  J.A. Abraham,et al.  Fault and error models for VLSI , 1986, Proceedings of the IEEE.

[12]  Duncan M. Walker.  Yield simulation for integrated circuits , 1987 .

[13]  J. Pineda de Gyvez,et al.  On the definition of critical areas for IC photolithographic spot defects , 1989, [1989] Proceedings of the 1st European Test Conference.

[14]  Thomas M. Storey,et al.  STUCK FAULT AND CURRENT TESTING COMPARISON USING CMOS CHIP TEST , 1991, 1991, Proceedings. International Test Conference.

[15]  F. Joel Ferguson,et al.  Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[16]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..

[17]  Valeriu Soltan,et al.  Minimum dissection of a rectilinear polygon with arbitrary holes into rectangles , 1993, Discret. Comput. Geom..