Simulation Study of the Layout Technique for P-hit Single-Event Transient Mitigation via the Source Isolation

In this paper, a layout technique for P-hit single-event transient (SET) mitigation via source isolation is studied by way of technology-computer-aided-design numerical simulations. The source-isolation layout design methodology is thoroughly discussed for the combinational standard cell. Based on a 90-nm twin-well CMOS technology, the simulation results indicate that the proposed “radiation hardened by design” (RHBD) technique can significantly reduce SET pulsewidth. The effects of the ion strike angles and strike locations on this hardened technique are also studied, and the area penalty is also discussed. When we combine the layout technique that utilizes the quenching effect with the proposed source-isolation layout technique, the RHBD standard-cell library can be further exploited for additional P-hit SET mitigation in the spaceborne integrated-circuit design.

[1]  B. L. Bhuva,et al.  Double-pulse-single-event transients in combinational logic , 2011, 2011 International Reliability Physics Symposium.

[2]  Liu Zheng,et al.  The Effect of Re-Convergence on SER Estimation in Combinational Circuits , 2009, IEEE Transactions on Nuclear Science.

[3]  peixiong zhao,et al.  Scaling Trends in SET Pulse Widths in Sub-100 nm Bulk CMOS Processes , 2010, IEEE Transactions on Nuclear Science.

[4]  B. Narasimham,et al.  Quantifying the Effect of Guard Rings and Guard Drains in Mitigating Charge Collection and Charge Spread , 2008, IEEE Transactions on Nuclear Science.

[5]  W. T. Holman,et al.  Layout Technique for Single-Event Transient Mitigation via Pulse Quenching , 2011, IEEE Transactions on Nuclear Science.

[6]  W. T. Holman,et al.  Effects of Guard Bands and Well Contacts in Mitigating Long SETs in Advanced CMOS Processes , 2007, IEEE Transactions on Nuclear Science.

[7]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[8]  B L Bhuva,et al.  Single-Event Transient Measurements in nMOS and pMOS Transistors in a 65-nm Bulk CMOS Technology at Elevated Temperatures , 2011, IEEE Transactions on Device and Materials Reliability.

[9]  B.L. Bhuva,et al.  Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.

[10]  Shuming Chen,et al.  Temperature Dependency of Charge Sharing and MBU Sensitivity in 130-nm CMOS Technology , 2009, IEEE Transactions on Nuclear Science.

[11]  B L Bhuva,et al.  Independent Measurement of SET Pulse Widths From N-Hits and P-Hits in 65-nm CMOS , 2010, IEEE Transactions on Nuclear Science.

[12]  Chen Shuming,et al.  Temperature Dependence of Digital SET Pulse Width in Bulk and SOI Technologies , 2008 .

[13]  P. Eaton,et al.  Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits , 2009, IEEE Transactions on Nuclear Science.

[14]  B L Bhuva,et al.  The Effect of Layout Topology on Single-Event Transient Pulse Quenching in a 65 nm Bulk CMOS Process , 2010, IEEE Transactions on Nuclear Science.

[15]  Chen Shuming,et al.  Temperature Dependence of Digital SET Pulse Width in Bulk and SOI Technologies , 2008, IEEE Transactions on Nuclear Science.

[16]  L. W. Massengill,et al.  Effect of Multiple-Transistor Charge Collection on Single-Event Transient Pulse Widths , 2011, IEEE Transactions on Device and Materials Reliability.