Power and Area Efficient FLASH ADC Design using 65nm CMOS Technology
暂无分享,去创建一个
[1] G.C. Temes,et al. Stochastic analog-to-digital conversion , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[2] E. Sail,et al. A multiplexer based decoder for flash analog-to-digital converters , 2004, 2004 IEEE Region 10 Conference TENCON 2004..
[3] K. Kattmann,et al. A Technique For Reducing Differential Non-linearity Errors In Flash A/D Converters , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4] K. L. Baishnab,et al. Low power, high precision and reduced size CMOS Comparator for high speed ADC design , 2010, 2010 5th International Conference on Industrial and Information Systems.
[5] B.K. Ahuja,et al. An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.
[6] Ka Nang Leung,et al. Analysis of multistage amplifier-frequency compensation , 2001 .
[7] Atila Alvandpour,et al. Utilizing Process Variations for Reference Generation in a Flash ADC , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.
[8] M. Vertregt,et al. A 6b 1.6 Gsample/s flash ADC in 0.18 μm CMOS using averaging termination , 2002 .
[9] G. Temes,et al. Analog MOS Integrated Circuits for Signal Processing , 1986 .
[10] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .
[11] A.S. Sedra,et al. Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.
[12] Melanie Hartmann,et al. Design Of Analog Cmos Integrated Circuits , 2016 .