Combining Task Scheduling in Power Adaptive Dynamic Reconfigurable System
暂无分享,去创建一个
[1] Chong-Min Kyung,et al. An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Massoud Pedram,et al. Fine-Grained Dynamic Voltage and Frequency Scaling for Precise Energy and Performance Trade-Off Based on the Ratio of Off-Chip Access to On-Chip Computation Times , 2004, DATE.
[3] Yiran Chen,et al. DCG: deterministic clock-gating for low-power microprocessor design , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Zexin Pan,et al. Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Massoud Pedram,et al. Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times , 2005 .
[6] Sying-Jyan Wang,et al. Power-Aware High-Level Synthesis With Clock Skew Management , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Wayne Luk,et al. Power adaptive computing system design in energy harvesting environment , 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.
[8] Gang Qu,et al. Power Management of Multicore Multiple Voltage Embedded Systems by Task Scheduling , 2007, 2007 International Conference on Parallel Processing Workshops (ICPPW 2007).
[9] Timothy C. Green,et al. Energy Harvesting From Human and Machine Motion for Wireless Electronic Devices , 2008, Proceedings of the IEEE.