A high speed pipeline ADC with 78-dB SFDR in 0.18 um BiCMOS

a 12 bit 300 MS/s ADC with 78-dB SFDR in 0.18um SiGe BiCMOS process is presented. Such ADC consumes 170 mW under the supply of 1.9V. To improve the power efficiency and settling accuracy, the ADC employs a novel residue amplifier (RA). In addition, it includes a clock buffer to generate the low jitter clock from the signal source outside the chip. Reference buffer is fully integrated to provide stable differential reference voltages with little noise. A low power comparator with fast response and modest offset is also presented. The simulation results show that with Nyquist input, the SFDR is 78 dB and the ENOB is 10.9 bit.

[1]  David Smith,et al.  15.8 90dB-SFDR 14b 500MS/S BiCMOS switched-current pipelined ADC , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[2]  Eitake Ibaragi,et al.  A 4-channel 20-to300 Mpixel/s analog front-end with sampled thermal noise below kT/C for digital SLR cameras , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Chun-Ying Chen,et al.  A 12-Bit 3 GS/s Pipeline ADC With 0.4 mm$^{2}$ and 500 mW in 40 nm Digital CMOS , 2012, IEEE Journal of Solid-State Circuits.

[4]  F. Tsay,et al.  A 16-bit 65-MS/s 3.3-V pipeline ADC core in SiGe BiCMOS with 78-dB SNR and 180-fs jitter , 2005, IEEE Journal of Solid-State Circuits.

[5]  Chun-Cheng Liu,et al.  A 10-bit 320-MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20-nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[6]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[7]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[8]  J. Kornblum,et al.  A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.

[9]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[10]  Ying-Zu Lin,et al.  A 10 bit 320 MS/s Low-Cost SAR ADC for IEEE 802.11ac Applications in 20 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.