A compare-and-select error tolerant scheme for nonvolatile processors

This paper presents a compare-and-select (CaS) error tolerant scheme for nonvolatile processors (NVPs). Nonvolatile flip-flops (NVFFs), used in NVPs suffer from the faults caused by nonvolatile devices. Conventional error tolerant methods are designed for centralized memory macros and are inefficient for distributed NVFFs. In our CaS scheme, we use the read-write-read-compare strategy to get the error map of NVFFs and find out the NVFF bits with faults. Then the fully functional NVFF bits are selected to store data and the bits with faults are discarded. The advantage of our method is that it provides more redundancy with equal protecting bits, which is more efficient for distributed NVFFs. Experiment results show that with a bit fault rate of higher than 1% in NVFFs, in which case conventional ECCs nearly fail, the CaS scheme can provide the NVP with more than 99% fully function rate.

[1]  Tetsuo Endoh,et al.  10.5 A 90nm 20MHz fully nonvolatile microcontroller for standby-power-critical applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2]  Yu Wang,et al.  4.7 A 65nm ReRAM-enabled nonvolatile processor with 6× reduction in restore time and 4× higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Bo Zhao,et al.  A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[4]  Norman P. Jouppi,et al.  FREE-p: Protecting non-volatile memory against both hard and soft errors , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[5]  Yang Xiao,et al.  Low power memristor-based ReRAM design with Error Correcting Code , 2012, 17th Asia and South Pacific Design Automation Conference.

[6]  Hugh P. McAdams,et al.  An 8MHz 75µA/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with <400ns wakeup and sleep transitions , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.