Software-Based Self-Testing of Processors Using Expanded Instructions

In this paper, an automatic test instruction generation (ATIG) technique using expanded instructions is presented for software-based self-testing (SBST) of processors. First, mappings between expanded instructions and signals are obtained through data mining, and they are used to impose value ranges of expanded instructions on component signals and generate instruction-level constraints. Second, virtual circuits are established based on the instruction-level constraints, and test patterns are generated for the constrained components. Third, test patterns are translated into test instructions according to the values of controlling signals and constraints for their mappings to instructions, and an SBST program is produced after assembling the test instructions. Experimental results on the Parwan processor show that the proposed ATIG technique can achieve 94.8% stuck-at fault coverage, which is close to that of the full scan test generation method. In addition, it can cut down 57% test volume of the previous random pattern generation based SBST technique, while the test time reduces to one thirteenth of the previous SBST technique.

[1]  Robert C. Aitken,et al.  THE EFFECT OF DIFFERENT TEST SETS ON QUALITY LEVEL PREDICTION: WHEN IS 80% BETTER THAN 90%? , 1991, 1991, Proceedings. International Test Conference.

[2]  Yervant Zorian,et al.  Built-in self-test for digital integrated circuits , 1994, AT&T Technical Journal.

[3]  Vipin Kumar,et al.  Introduction to Data Mining , 2022, Data Mining and Machine Learning Applications.

[4]  Sujit Dey,et al.  Embedded Software-Based Self-Test for Programmable Core-Based Designs , 2002, IEEE Des. Test Comput..

[5]  Chung-Ho Chen,et al.  Software-Based Self-Testing With Multiple-Level Abstractions for Soft Processor Cores , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Jun Zhou,et al.  Software-Based Self-Test of Processors under Power Constraints , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[7]  Jacob A. Abraham,et al.  Test Generation for Microprocessors , 1980, IEEE Transactions on Computers.

[8]  Nektarios Kranitis,et al.  Directed Random SBST Generation for On-Line Testing of Pipelined Processors , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[9]  Sujit Dey,et al.  Software-based self-testing methodology for processor cores , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Kwang-Ting Cheng,et al.  Simulation-Based Functional Test Generation for Embedded Processors , 2006, IEEE Transactions on Computers.

[11]  Jacob A. Abraham,et al.  Functional Testing of Microprocessors , 1984, IEEE Transactions on Computers.

[12]  Jacob A. Abraham,et al.  Test generation for Gigahertz processors using an automatic functional constraint extractor , 1999, DAC '99.

[13]  Jacob A. Abraham,et al.  A novel functional test generation method for processors using commercial ATPG , 1997, Proceedings International Test Conference 1997.

[14]  Sujit Dey,et al.  A scalable software-based self-test methodology for programmable processors , 2003, DAC '03.

[15]  Mihalis Psarakis,et al.  Software-Based Self-Testing of Symmetric Shared-Memory Multiprocessors , 2009, IEEE Transactions on Computers.

[16]  Srivaths Ravi,et al.  Systematic Software-Based Self-Test for Pipelined Processors , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Dimitris Gizopoulos,et al.  Software-based self-testing of embedded processors , 2005, IEEE Transactions on Computers.

[18]  Dimitris Gizopoulos,et al.  Hybrid-SBST Methodology for Efficient Testing of Processor Cores , 2008, IEEE Design & Test of Computers.

[19]  Zainalabedin Navabi,et al.  VHDL: Analysis and Modeling of Digital Systems , 1992 .

[20]  Yervant Zorian,et al.  Deterministic software-based self-testing of embedded processor cores , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.