论文信息 - Achieving uniform nMOS device power distribution for sub-micron ESD reliability

Achieving uniform nMOS device power distribution for sub-micron ESD reliability

The ESD reliability of the advanced sub-micron technologies is a major concern because of the shallow LDD junctions. This paper will show that by achieving uniform power distribution during the entire ESD event in a large multi-finger nMOS device of 0.6 mu m technology, protection levels in excess of 10 kV can be realized. The evidence of this uniform power distribution resulting from the multi-finger parasitic npn turn-on is shown through an emission microscopy analysis.<<ETX>>

C. Duvvury | C. Diaz | T. Haddock

[1] N. Khurana,et al. ESD on CHMOS Devices - Equivalent Circuits, Physical Models and Failure Mechanisms , 1985, 23rd International Reliability Physics Symposium.

[2] Kueing-Long Chen,et al. Electrostatic discharge protection for one micron CMOS devices and circuits , 1986, 1986 International Electron Devices Meeting.

[3] C. Duvvury,et al. ESD Protection Reliability in 1μM CMOS Technologies , 1986, 24th International Reliability Physics Symposium.

[4] Kueing-Long Chen,et al. The effects of interconnect process and snapback voltage on the ESD failure threshold of NMOS transistors , 1988 .

[5] D. A. Bell,et al. 0.5 micron CMOS for high performance at 3.3 V , 1988, Technical Digest., International Electron Devices Meeting.

[6] C. Duvvury,et al. ESD phenomena in graded junction devices , 1989 .

[7] Amitava Chatterjee,et al. Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow , 1992 .

[8] Sung-Mo Kang,et al. New algorithms for circuit simulation of device breakdown , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9] C. Duvvury,et al. Dynamic gate coupling of NMOS for efficient output ESD protection , 1992, 30th Annual Proceedings Reliability Physics 1992.

[10] D. B. Krakauer. ESD protection in a 3.3 V sub-micron silicided CMOS technology , 1993 .