A Multilevel Read and Verifying Scheme for

A multilevel sensing and read verifying circuit is proposed for Bi-NAND (Buried bit-line NAND) type flash memo- ries. The Bi-NAND technology employs the negative programmed threshold voltage to facilitate the multilevel storage with lower program/erase bias and programming disturbance. The sensing circuit utilizes an advanced cross-coupled sense amplifier to achieve excellent immunity against mismatch effect and reduc- tion of power consumption. As well, it acts as data latch during multilevel sensing and verifying operations. By comparing to the conventional and simultaneous verifying circuits, the proposed scheme with dichotomous architecture simplifies the verifying circuit and speeds up verification process for multilevel operation. By adding only one latch and a pair of switches, the circuit can be easily expanded for one more bit per cell.

[1]  Riichiro Shirota,et al.  A quick intelligent page-programming architecture and a shielded bitline sensing method for 3 V-only NAND flash memory , 1994 .

[2]  Ranjeet Alexis,et al.  A multilevel-cell 32 Mb flash memory , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[3]  H. Arakawa,et al.  A 144-Mb, eight-level NAND flash memory with optimized pulsewidth programming , 2000, IEEE Journal of Solid-State Circuits.

[4]  T. Kawahara,et al.  A selective verify scheme for achieving a 5-MB/s program rate in 3-bit/cell flash memories , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[5]  T. Himeno,et al.  A 120 mm/sup 2/ 64 Mb NAND flash memory achieving 180 ns/byte effective program speed , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[6]  Tanaka,et al.  A Multi-page Cell Architecture For High-speed Programming Multi-level NAND Flash Memories , 1997, Symposium 1997 on VLSI Circuits.

[7]  Kim,et al.  Fast Parallel Programming Of Multi-level NAND Flash Memory Cells Using The Booster-line Technology , 1997, 1997 Symposium on VLSI Technology.

[8]  K. Yoshida,et al.  A 256 Mb multilevel flash memory with 2 MB/s program rate for mass storage applications , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).