Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs
暂无分享,去创建一个
[1] Edward A. Lee,et al. Software Synthesis from Dataflow Graphs , 1996 .
[2] Edward A. Lee,et al. Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.
[3] Sander Stuijk,et al. Throughput Analysis of Synchronous Data Flow Graphs , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).
[4] Twan Basten,et al. Task-level timing models for guaranteed performance in multiprocessor networks-on-chip , 2003, CASES '03.
[5] Damien Lyonnard,et al. Application of a multi-processor SoC platform to high-speed packet forwarding , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[6] Radu Marculescu,et al. Energy- and performance-aware mapping for regular NoC architectures , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] KuchcinskiKrzysztof. Constraints-driven scheduling and resource assignment , 2003 .
[8] Shuvra S. Bhattacharyya,et al. Intermediate Representations for Design Automation of Multiprocessor DSP Systems , 2002, Des. Autom. Embed. Syst..
[9] Om Prakash Gangwal,et al. Building Predictable Systems on Chip: An Analysis of Guaranteed Communication in the Aethereal Network on Chip , 2005 .
[10] Shuvra S. Bhattacharyya,et al. Embedded Multiprocessors: Scheduling and Synchronization , 2000 .
[11] Orlando Moreira,et al. Predictable Embedded Multiprocessor System Design , 2004, SCOPES.
[12] Jean A. Peperstraete,et al. Cycle-static dataflow , 1996, IEEE Trans. Signal Process..
[13] Andy D. Pimentel,et al. Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design , 2006, IEEE Transactions on Evolutionary Computation.
[14] Ajm Arno Moonen,et al. Timing analysis model for network based multiprocessor systems. , 2004 .
[15] Sander Stuijk,et al. Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[16] Sander Stuijk,et al. Dataflow Analysis for Real-Time Embedded Multiprocessor System Design , 2005 .
[17] Orlando Moreira,et al. Multiprocessor resource allocation for hard-real-time streaming with a dynamic job-mix , 2005, 11th IEEE Real Time and Embedded Technology and Applications Symposium.
[18] Anoop Gupta,et al. Parallel computer architecture - a hardware / software approach , 1998 .
[19] Om Prakash Gangwal,et al. A Heterogeneous Multiprocessor Architecture for Flexible Media Processing , 2002, IEEE Des. Test Comput..
[20] E. Sackinger,et al. A single-chip, 1.6-billion, 16-b MAC/s multiprocessor DSP , 2000, IEEE Journal of Solid-State Circuits.
[21] Sander Stuijk,et al. SDF^3: SDF For Free , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).