Arithmetic Operations and Their Energy Consumption in the Nios II Embedded Processor
暂无分享,去创建一个
[1] Frank Vahid,et al. Energy savings and speedups from partitioning critical software loops to hardware in embedded systems , 2004, TECS.
[2] Joel F. Bartlett,et al. Itsy: Stretching the Bounds of Mobile Computing , 2001, Computer.
[3] Olivier Sentieys,et al. DART: A Functional-Level Reconfigurable Architecture for High Energy Efficiency , 2008, EURASIP J. Embed. Syst..
[4] B. Ramakrishna Rau,et al. PICO: Automatically Designing Custom Computers , 2002, Computer.
[5] Gregory Dimitroulakos,et al. Performance and Energy Consumption Improvements in Microprocessor Systems Utilizing a Coprocessor Data-Path , 2008, J. Signal Process. Syst..
[6] Wayne Luk,et al. Reconfigurable computing: architectures and design methods , 2005 .
[7] B. Moyer. Low-power design for embedded processors , 2001 .
[8] E. Todorovich,et al. Energy Evaluation in the Nios II Processor as a Function of Cache Sizes , 2008, 2008 4th Southern Conference on Programmable Logic.
[9] Deborah A. Wallach,et al. Power Evaluation of a Handheld Computer , 2003, IEEE Micro.
[10] Jörg Henkel,et al. Evaluating power consumption of parameterized cache and bus architectures in system-on-a-chip designs , 2001, IEEE Trans. Very Large Scale Integr. Syst..